aboutsummaryrefslogtreecommitdiff
path: root/include/hw/misc
AgeCommit message (Expand)AuthorFilesLines
2020-05-21hw: Move i.MX watchdog driver to hw/watchdogGuenter Roeck1-33/+0
2020-05-11aspeed: Support AST2600A1 silicon revisionJoel Stanley1-0/+1
2020-03-23hw/arm/bcm283x: Correct the license textPhilippe Mathieu-Daudé3-3/+9
2020-03-19Merge remote-tracking branch 'remotes/jnsnow/tags/ide-pull-request' into stagingPeter Maydell1-0/+1
2020-03-17hw/ide: Remove now unneded #include "hw/pci/pci.h" from hw/ide.hBALATON Zoltan1-0/+1
2020-03-12hw/arm/allwinner-h3: add SDRAM controller deviceNiek Linnenbank1-0/+106
2020-03-12hw/arm/allwinner: add Security Identifier deviceNiek Linnenbank1-0/+60
2020-03-12hw/arm/allwinner: add CPU Configuration moduleNiek Linnenbank1-0/+52
2020-03-12hw/arm/allwinner-h3: add System Control moduleNiek Linnenbank1-0/+67
2020-03-12hw/arm/allwinner-h3: add Clock Control UnitNiek Linnenbank1-0/+66
2020-02-19arm/aspeed: actually check RAM sizeIgor Mammedov1-0/+1
2020-01-17i.MX: add an emulation for RNGCMartin Kaiser1-0/+35
2020-01-17hw/misc: Add the STM32F4xx EXTI deviceAlistair Francis1-0/+60
2020-01-17hw/misc: Add the STM32F4xx Sysconfig deviceAlistair Francis1-0/+61
2020-01-08mos6522: remove anh registerLaurent Vivier1-1/+0
2020-01-07q800: add a block backend to the PRAMLaurent Vivier1-0/+3
2019-10-28hw/m68k: implement ADB bus support for viaLaurent Vivier1-0/+7
2019-10-28hw/m68k: add VIA supportLaurent Vivier1-0/+108
2019-10-25hw/misc/bcm2835_thermal: Add a dummy BCM2835 thermal sensorPhilippe Mathieu-Daudé1-0/+27
2019-10-15aspeed/sdmc: Add AST2600 supportJoel Stanley1-0/+1
2019-10-15aspeed/sdmc: Introduce an object class per SoCCédric Le Goater1-4/+15
2019-10-15hw: aspeed_scu: Add AST2600 supportJoel Stanley1-1/+6
2019-09-13aspeed/scu: Introduce a aspeed_scu_get_apb_freq() routineCédric Le Goater1-5/+3
2019-09-13aspeed/scu: Introduce per-SoC SCU typesCédric Le Goater1-0/+15
2019-08-16Include hw/qdev-properties.h lessMarkus Armbruster3-2/+3
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster1-1/+0
2019-08-16Include exec/memory.h slightly lessMarkus Armbruster1-0/+1
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster1-1/+0
2019-08-16ide: Include hw/ide/internal a bit less outside hw/ide/Markus Armbruster1-1/+0
2019-08-16include: Make headers more self-containedMarkus Armbruster7-0/+17
2019-07-01hw/misc/aspeed_xdma: New deviceEddie James1-0/+30
2019-05-17leon3: introduce the plug and play mechanismKONRAD Frederic1-0/+60
2019-05-13Clean up decorations and whitespace around header guardsMarkus Armbruster2-2/+3
2019-05-13Clean up header guards that don't match their file nameMarkus Armbruster1-2/+2
2019-04-29hw/devices: Move CBus declarations into a new headerPhilippe Mathieu-Daudé1-0/+32
2019-02-28hw/arm/armsse: Unify init-svtor and cpuwait handlingPeter Maydell1-0/+3
2019-02-28hw/arm/iotkit-sysctl: Add SSE-200 registersPeter Maydell1-0/+20
2019-02-28hw/misc/iotkit-sysctl: Correct typo in INITSVTOR0 register namePeter Maydell1-1/+1
2019-02-28hw/misc/armsse-mhu.c: Model the SSE-200 Message Handling UnitPeter Maydell1-0/+44
2019-02-21hw/misc/tz-ppc: Support having unused ports in the middle of the rangePeter Maydell1-1/+7
2019-02-01hw/misc/armsse-cpuid: Implement SSE-200 CPU_IDENTITY register blockPeter Maydell1-0/+41
2019-02-01iotkit-sysinfo: Make SYS_VERSION and SYS_CONFIG configurablePeter Maydell1-0/+6
2019-02-01hw/misc/iotkit-secctl: Support 4 internal MPCsPeter Maydell1-3/+3
2019-01-18target/mips: Update ITU to utilize SAARI and SAAR CP0 registersYongbok Kim1-0/+4
2019-01-18target/mips: Add field and R/W access to ITU control register ICR0Yongbok Kim1-0/+4
2019-01-07hw/misc/nrf51_rng: Add NRF51 random number generator peripheralSteffen Görtz1-0/+83
2018-08-30macio: add addr property to macio IDE objectMark Cave-Ayland1-0/+1
2018-08-30macio: add macio bus to help with fw path generationMark Cave-Ayland1-0/+10
2018-08-30macio: move MACIOIDEState type declarations to macio.hMark Cave-Ayland1-0/+26
2018-08-24Merge remote-tracking branch 'remotes/juanquintela/tags/check/20180822' into ...Peter Maydell1-1/+10