aboutsummaryrefslogtreecommitdiff
path: root/include/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2025-07-13Merge tag 'pull-target-arm-20250711' of https://gitlab.com/pm215/qemu into st...Stefan Hajnoczi1-0/+1
2025-07-11hw/intc/loongarch_extioi: Move unrealize function to common codeBibo Mao2-1/+1
2025-07-10hw/arm: Allow setting KVM vGIC maintenance IRQHaibo Xu1-0/+1
2025-07-01hw/intc/gicv3_its: Do not check its_class_name()Philippe Mathieu-Daudé1-1/+1
2025-06-19hw/intc/loongarch_pch: Add kernel irqchip save and restore functionBibo Mao2-0/+3
2025-06-19hw/intc/loongarch_pch: Add kernel irqchip realize functionBibo Mao1-0/+3
2025-06-19hw/intc/loongarch_ipi: Add kernel irqchip save and restore functionBibo Mao1-0/+2
2025-06-19hw/intc/loongson_ipi: Add load and save interface with ipi_common classBibo Mao1-0/+2
2025-06-19hw/intc/loongarch_ipi: Add kernel irqchip realize functionBibo Mao1-0/+3
2025-06-19hw/intc/loongarch_extioi: Add kernel irqchip save and restore functionBibo Mao1-0/+2
2025-06-19hw/intc/loongarch_extioi: Add kernel irqchip realize functionBibo Mao1-0/+3
2025-06-16hw/intc/arm_gic: introduce a first-cpu-index propertyFrederic Konrad2-0/+5
2025-06-10hw/intc/loongarch_extioi: Fix typo issue about register EXTIOI_COREISR_ENDBibo Mao1-1/+1
2025-05-14hw/intc/loongarch_pch: Merge three memory region into oneBibo Mao1-2/+0
2025-05-14hw/intc/loongarch_pch: Rename memory region iomem32_low with iomemBibo Mao1-1/+1
2025-05-14hw/intc/loongarch_pch: Set version information at initial stageBibo Mao1-2/+15
2025-05-14hw/intc/loongarch_pch: Remove some duplicate macroBibo Mao1-5/+0
2025-05-14hw/intc/loongarch_pch: Modify register name PCH_PIC_xxx_OFFSET with PCH_PIC_xxxBibo Mao1-2/+2
2025-05-14hw/intc/loongarch_pch: Modify name of some registersBibo Mao1-18/+9
2025-05-06Merge tag 'pull-loongarch-20250506' of https://github.com/bibo-mao/qemu into ...Stefan Hajnoczi5-0/+5
2025-05-06hw/intc/loongarch_pch: Replace legacy reset callback with new apiBibo Mao1-0/+1
2025-05-06hw/intc/loongarch_pch: Add reset supportBibo Mao1-0/+1
2025-05-06hw/intc/loongarch_extioi: Replace legacy reset callback with new apiBibo Mao1-0/+1
2025-05-06hw/intc/loongarch_extioi: Add reset supportBibo Mao1-0/+1
2025-05-06hw/intc/loongarch_ipi: Add reset supportBibo Mao1-0/+1
2025-05-05hw/intc/aspeed: Add support for AST2700 TSP INTCSteven Lee1-0/+2
2025-05-05hw/intc/aspeed: Add support for AST2700 SSP INTCSteven Lee1-0/+3
2025-04-23include/hw/intc: Remove ifndef CONFIG_USER_ONLY from armv7m_nvic.hRichard Henderson1-14/+0
2025-03-09hw/intc/aspeed: Add Support for AST2700 INTCIO ControllerJamin Lin1-0/+1
2025-03-09hw/intc/aspeed: Add Support for Multi-Output IRQ HandlingJamin Lin1-2/+2
2025-03-09hw/intc/aspeed: Introduce AspeedINTCIRQ structure to save the irq index and r...Jamin Lin1-0/+10
2025-03-09hw/intc/aspeed: Add support for multiple output pins in INTCJamin Lin1-2/+3
2025-03-09hw/intc/aspeed: Rename num_ints to num_inpins for clarityJamin Lin1-5/+6
2025-03-09hw/intc/aspeed: Support different memory region opsJamin Lin1-0/+1
2025-03-09hw/intc/aspeed: Reduce regs array size by adding a register sub-regionJamin Lin1-0/+1
2025-03-09hw/intc/aspeed: Support setting different register sizeJamin Lin1-1/+1
2025-03-09hw/intc/aspeed: Introduce dynamic allocation for regs arrayJamin Lin1-1/+1
2025-03-09hw/intc/aspeed: Support setting different memory sizeJamin Lin1-0/+3
2025-01-15hw/intc/loongson_ipi: Add more input parameter for cpu_by_arch_idBibo Mao1-1/+2
2025-01-15hw/intc/loongarch_ipi: Get cpu number from possible_cpu_arch_idsBibo Mao1-0/+2
2025-01-15hw/intc/loongarch_ipi: Implement realize interfaceBibo Mao1-0/+1
2025-01-09hw/intc/loongarch_extioi: Get cpu number from possible_cpu_arch_idsBibo Mao1-0/+2
2024-12-21Merge tag 'pull-riscv-to-apply-20241220' of https://github.com/alistair23/qem...Stefan Hajnoczi1-0/+8
2024-12-20hw/intc/riscv_aplic: add kvm_msicfgaddr for split mode aplic-imsicDaniel Henrique Barboza1-0/+6
2024-12-20hw/riscv/virt.c, riscv_aplic.c: add 'emulated_aplic' helpersDaniel Henrique Barboza1-0/+1
2024-12-20hw/intc/riscv_aplic: rename is_kvm_aia()Daniel Henrique Barboza1-0/+1
2024-12-19hw/intc/loongarch_extioi: Code cleanup about loongarch_extioiBibo Mao1-2/+0
2024-12-19hw/intc/loongarch_extioi: Add pre_save interfaceBibo Mao1-0/+1
2024-12-19hw/intc/loongarch_extioi: Inherit from loongarch_extioi_commonBibo Mao2-2/+27
2024-12-19include: Rename LoongArchExtIOI with LoongArchExtIOICommonStateBibo Mao2-1/+2
generated by cgit v1.1 at 2025-08-04 18:42:47 +0000