index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
Age
Commit message (
Expand
)
Author
Files
Lines
2021-09-29
mac-nubus-bridge: rename MacNubusState to MacNubusBridge
Mark Cave-Ayland
1
-3
/
+5
2021-09-29
nubus-bridge: introduce separate NubusBridge structure
Mark Cave-Ayland
1
-2
/
+2
2021-09-29
nubus: move nubus to its own 32-bit address space
Mark Cave-Ayland
3
-7
/
+36
2021-09-29
nubus-device: add romfile property for loading declaration ROMs
Mark Cave-Ayland
1
-1
/
+43
2021-09-29
nubus-device: remove nubus_register_rom() and nubus_register_format_block()
Mark Cave-Ayland
1
-143
/
+0
2021-09-29
macfb: don't register declaration ROM
Mark Cave-Ayland
1
-6
/
+0
2021-09-29
nubus: generate bus error when attempting to access empty slots
Mark Cave-Ayland
1
-16
/
+18
2021-09-29
nubus: add trace-events for empty slot accesses
Mark Cave-Ayland
3
-3
/
+15
2021-09-29
nubus: implement BusClass get_dev_path()
Mark Cave-Ayland
1
-0
/
+16
2021-09-29
nubus: move slot bitmap checks from NubusDevice realize() to BusClass check_a...
Mark Cave-Ayland
2
-21
/
+29
2021-09-29
nubus: use bitmap to manage available slots
Mark Cave-Ayland
3
-7
/
+31
2021-09-29
nubus-device: expose separate super slot memory region
Mark Cave-Ayland
1
-18
/
+18
2021-09-29
nubus-device: rename slot_nb variable to slot
Mark Cave-Ayland
1
-7
/
+7
2021-09-29
nubus: add comment indicating reference documents
Mark Cave-Ayland
1
-0
/
+8
2021-09-27
hw/loader: Restrict PC_ROM_* definitions to hw/i386/pc
Philippe Mathieu-Daudé
1
-0
/
+6
2021-09-24
hw/nvme: Return error for fused operations
Pankaj Raghav
1
-0
/
+8
2021-09-24
hw/nvme: fix verification of select field in namespace attachment
Naveen Nagar
1
-3
/
+12
2021-09-24
hw/nvme: fix validation of ASQ and ACQ
Klaus Jensen
2
-10
/
+0
2021-09-21
Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...
Richard Henderson
20
-565
/
+1590
2021-09-21
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210921'...
Peter Maydell
1
-2
/
+3
2021-09-21
Merge remote-tracking branch 'remotes/legoater/tags/pull-aspeed-20210920' int...
Peter Maydell
11
-76
/
+524
2021-09-21
hw/riscv: opentitan: Correct the USB Dev address
Alistair Francis
1
-1
/
+1
2021-09-21
hw/dma: sifive_pdma: don't set Control.error if 0 bytes to transfer
Frank Chang
1
-6
/
+6
2021-09-21
hw/dma: sifive_pdma: allow non-multiple transaction size transactions
Green Wan
1
-6
/
+10
2021-09-21
hw/dma: sifive_pdma: claim bit must be set before DMA transactions
Frank Chang
1
-0
/
+9
2021-09-21
hw/dma: sifive_pdma: reset Next* registers when Control.claim is set
Frank Chang
1
-0
/
+19
2021-09-21
hw/riscv: virt: Add optional ACLINT support to virt machine
Anup Patel
1
-1
/
+112
2021-09-21
hw/riscv: virt: Re-factor FDT generation
Anup Patel
1
-200
/
+327
2021-09-21
hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT
Anup Patel
7
-138
/
+303
2021-09-21
hw/intc: Rename sifive_clint sources to riscv_aclint sources
Anup Patel
10
-15
/
+15
2021-09-21
sifive_u: Connect the SiFive PWM device
Alistair Francis
2
-1
/
+55
2021-09-21
hw/timer: Add SiFive PWM support
Alistair Francis
4
-0
/
+478
2021-09-21
hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
Alistair Francis
2
-5
/
+15
2021-09-21
hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
Alistair Francis
6
-12
/
+29
2021-09-21
hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
Alistair Francis
2
-11
/
+14
2021-09-21
hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
Alistair Francis
1
-20
/
+48
2021-09-20
hw/intc: Set GIC maintenance interrupt level to only 0 or 1
Shashi Mallela
1
-2
/
+3
2021-09-20
hw/arm/aspeed: Add Fuji machine type
Peter Delevoryas
1
-0
/
+120
2021-09-20
hw/arm/aspeed: Allow machine to set UART default
Peter Delevoryas
3
-7
/
+12
2021-09-20
hw/arm/aspeed: Initialize AST2600 UART clock selection registers
Peter Delevoryas
1
-0
/
+4
2021-09-20
arm/aspeed: Add DPS310 to Witherspoon and Rainier
Joel Stanley
1
-2
/
+2
2021-09-20
hw/misc: Add Infineon DPS310 sensor model
Joel Stanley
4
-0
/
+231
2021-09-20
aspeed: Emulate the AST2600A3
Joel Stanley
3
-13
/
+35
2021-09-20
arm/aspeed: rainier: Add i2c eeproms and muxes
Joel Stanley
1
-0
/
+44
2021-09-20
misc/pca9552: Fix LED status register indexing in pca955x_get_led()
Andrew Jeffery
1
-1
/
+1
2021-09-20
hw: aspeed_gpio: Clarify GPIO controller name
Joel Stanley
1
-13
/
+13
2021-09-20
hw: aspeed_gpio: Simplify 1.8V defines
Joel Stanley
1
-37
/
+36
2021-09-20
watchdog: aspeed: Fix sequential control writes
Andrew Jeffery
1
-0
/
+2
2021-09-20
watchdog: aspeed: Sanitize control register values
Andrew Jeffery
1
-2
/
+22
2021-09-20
hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220a
Guenter Roeck
1
-1
/
+1
[next]