aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2022-11-07Merge tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu ...Stefan Hajnoczi57-844/+2434
2022-11-07hw/virtio: introduce virtio_device_should_startAlex Bennée7-11/+7
2022-11-07hw/smbios: add core_count2 to smbios table type 4Julia Suvorova2-5/+23
2022-11-07vhost-user: Support vhost_dev_startYajun Wu1-1/+73
2022-11-07vhost: Change the sequence of device startYajun Wu2-13/+16
2022-11-07intel-iommu: PASID supportJason Wang3-103/+333
2022-11-07intel-iommu: convert VTD_PE_GET_FPD_ERR() to be a functionJason Wang1-14/+28
2022-11-07intel-iommu: drop VTDBusJason Wang1-118/+116
2022-11-07intel-iommu: don't warn guest errors when getting rid2pasid entryJason Wang1-6/+6
2022-11-07vfio: move implement of vfio_get_xlat_addr() to memory.cCindy Lu1-61/+5
2022-11-07hw/arm/virt: Enable HMAT on arm virt machineXiang Chen2-0/+8
2022-11-07hmat acpi: Don't require initiator value in -numaBrice Goglin1-3/+1
2022-11-07hw/i386/acpi-build: Resolve north rather than south bridgesBernhard Beschow1-5/+6
2022-11-07hw/i386/acpi-build: Resolve redundant attributeBernhard Beschow1-14/+6
2022-11-07hw/i386/acpi-build: Remove unused structBernhard Beschow1-7/+0
2022-11-07hw/i386/pc.c: CXL Fixed Memory Window should not reserve e820 in biosGregory Price1-2/+0
2022-11-07msix: Assert that specified vector is in rangeAkihiko Odaki8-105/+72
2022-11-07hw/acpi/erst.c: Fix memory handling issuesChristian A. Ehrhardt1-3/+3
2022-11-07acpi: pc/35: sanitize _GPE declaration orderIgor Mammedov1-22/+25
2022-11-07acpi: enumerate SMB bridge automatically along with other PCI devicesIgor Mammedov1-24/+3
2022-11-07acpi: pc/q35: drop ad-hoc PCI-ISA bridge AML routines and let bus ennumeratio...Igor Mammedov3-76/+39
2022-11-07acpi: pc: vga: use AcpiDevAmlIf interface to build VGA device descriptorsIgor Mammedov7-25/+67
2022-11-07vhost-user: Fix out of order vring host notification handlingYajun Wu1-0/+5
2022-11-07virtio-rng-pci: Allow setting nvectors, so we can use MSI-XDavid Daney1-0/+14
2022-11-07virtio-net: enable vq reset featureXuan Zhuo1-0/+1
2022-11-07vhost: vhost-kernel: enable vq reset featureKangjie Xu1-0/+1
2022-11-07virtio-net: support queue_enableKangjie Xu1-0/+21
2022-11-07virtio-net: support queue resetXuan Zhuo1-0/+18
2022-11-07virtio-net: introduce flush_or_purge_queued_packets()Kangjie Xu1-6/+11
2022-11-07vhost-net: vhost-kernel: introduce vhost_net_virtqueue_restart()Kangjie Xu2-0/+59
2022-11-07vhost-net: vhost-kernel: introduce vhost_net_virtqueue_reset()Kangjie Xu2-0/+31
2022-11-07vhost: expose vhost_virtqueue_stop()Kangjie Xu1-4/+4
2022-11-07vhost: expose vhost_virtqueue_start()Kangjie Xu1-4/+4
2022-11-07virtio-pci: support queue enableKangjie Xu1-0/+1
2022-11-07virtio-pci: support queue resetXuan Zhuo1-0/+15
2022-11-07virtio: core: vq reset feature negotation supportKangjie Xu1-1/+3
2022-11-07virtio: introduce virtio_queue_enable()Kangjie Xu1-0/+14
2022-11-07virtio: introduce virtio_queue_reset()Xuan Zhuo1-0/+11
2022-11-07virtio: introduce __virtio_queue_reset()Xuan Zhuo1-16/+21
2022-11-07hw/virtio/virtio-iommu-pci: Enforce the device is plugged on the root busEric Auger1-2/+10
2022-11-07hw/pci-bridge/cxl-upstream: Add a CDAT table access DOEJonathan Cameron1-1/+194
2022-11-07hw/mem/cxl-type3: Add CXL CDAT Data Object ExchangeHuai-Cheng Kuo1-0/+255
2022-11-07hw/cxl/cdat: CXL CDAT Data Object Exchange implementationHuai-Cheng Kuo2-0/+225
2022-11-07hw/mem/cxl-type3: Add MSIX supportJonathan Cameron1-0/+9
2022-11-07hw/pci: PCIe Data Object Exchange emulationHuai-Cheng Kuo2-0/+368
2022-11-07acpi: arm/virt: madt: bump to revision 4 accordingly to ACPI 6.0 Errata AMiguel Luis1-9/+7
2022-11-07acpi: fadt: support revision 6.0 of the ACPI specificationMiguel Luis2-8/+15
2022-11-07Merge tag 'pull-request-2022-11-06' of https://gitlab.com/thuth/qemu into sta...Stefan Hajnoczi3-65/+153
2022-11-07Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi1-2/+15
2022-11-07Merge tag 'trivial-branch-for-7.2-pull-request' of https://gitlab.com/laurent...Stefan Hajnoczi1-1/+1
generated by cgit v1.1 at 2024-12-28 22:24:56 +0000