index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-23
fdc: Deprecate configuring floppies with -global isa-fdc
Markus Armbruster
1
-0
/
+17
2020-06-23
fdc: Open-code fdctrl_init_isa()
Markus Armbruster
2
-16
/
+6
2020-06-23
fdc: Reject clash between -drive if=floppy and -global isa-fdc
Markus Armbruster
3
-43
/
+35
2020-06-22
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...
Peter Maydell
9
-82
/
+1010
2020-06-19
Merge remote-tracking branch 'remotes/kraxel/tags/audio-20200619-pull-request...
Peter Maydell
2
-2
/
+2
2020-06-19
hw/riscv: sifive_u: Add a dummy DDR memory controller device
Bin Meng
1
-0
/
+4
2020-06-19
hw/riscv: sifive_u: Sort the SoC memmap table entries
Bin Meng
1
-2
/
+2
2020-06-19
hw/riscv: sifive_u: Support different boot source per MSEL pin state
Bin Meng
1
-8
/
+31
2020-06-19
hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004
Bin Meng
2
-7
/
+9
2020-06-19
hw/riscv: sifive_u: Add a new property msel for MSEL pin state
Bin Meng
1
-0
/
+7
2020-06-19
hw/riscv: sifive_u: Rename serial property get/set functions to a generic name
Bin Meng
1
-6
/
+8
2020-06-19
hw/riscv: sifive_u: Add reset functionality
Bin Meng
1
-1
/
+23
2020-06-19
hw/riscv: sifive_gpio: Do not blindly trigger output IRQs
Bin Meng
1
-1
/
+3
2020-06-19
hw/riscv: sifive_u: Hook a GPIO controller
Bin Meng
1
-2
/
+41
2020-06-19
hw/riscv: sifive_gpio: Add a new 'ngpio' property
Bin Meng
1
-11
/
+19
2020-06-19
hw/riscv: sifive_gpio: Clean up the codes
Bin Meng
1
-8
/
+5
2020-06-19
hw/riscv: sifive_u: Generate device tree node for OTP
Bin Meng
1
-0
/
+11
2020-06-19
hw/riscv: sifive_u: Simplify the GEM IRQ connect code a little bit
Bin Meng
1
-6
/
+1
2020-06-19
hw/riscv: opentitan: Remove the riscv_ prefix of the machine* and soc* functions
Bin Meng
1
-15
/
+14
2020-06-19
hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functions
Bin Meng
1
-12
/
+12
2020-06-19
riscv/opentitan: Connect the UART device
Alistair Francis
1
-2
/
+23
2020-06-19
riscv/opentitan: Connect the PLIC device
Alistair Francis
1
-2
/
+12
2020-06-19
hw/intc: Initial commit of lowRISC Ibex PLIC
Alistair Francis
2
-0
/
+262
2020-06-19
hw/char: Initial commit of Ibex UART
Alistair Francis
3
-0
/
+497
2020-06-19
riscv/opentitan: Fix the ROM size
Alistair Francis
1
-1
/
+2
2020-06-19
sifive_e: Support the revB machine
Alistair Francis
1
-4
/
+30
2020-06-19
Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20200618' into staging
Peter Maydell
3
-38
/
+248
2020-06-19
hw/audio/gus: Fix registers 32-bit access
Allan Peramaki
2
-2
/
+2
2020-06-18
Merge remote-tracking branch 'remotes/jasowang/tags/net-pull-request' into st...
Peter Maydell
7
-248
/
+625
2020-06-18
hw/net/e1000e: Do not abort() on invalid PSRCTL register value
Philippe Mathieu-Daudé
1
-3
/
+7
2020-06-18
net: cadence_gem: Fix RX address filtering
Tong Ho
1
-15
/
+11
2020-06-18
net: cadence_gem: TX_LAST bit should be set by guest
Sai Pavan Boddu
1
-6
/
+0
2020-06-18
net: cadence_gem: Update the reset value for interrupt mask register
Sai Pavan Boddu
1
-0
/
+1
2020-06-18
net: cadnece_gem: Update irq_read_clear field of designcfg_debug1 reg
Sai Pavan Boddu
1
-1
/
+1
2020-06-18
net: cadence_gem: Add support for jumbo frames
Sai Pavan Boddu
1
-5
/
+46
2020-06-18
net: cadence_gem: Fix up code style
Sai Pavan Boddu
1
-101
/
+103
2020-06-18
net: cadence_gem: Move tx/rx packet buffert to CadenceGEMState
Sai Pavan Boddu
1
-21
/
+17
2020-06-18
net: cadence_gem: Set ISR according to queue in use
Sai Pavan Boddu
1
-10
/
+17
2020-06-18
net: cadence_gem: Define access permission for interrupt registers
Sai Pavan Boddu
1
-0
/
+14
2020-06-18
net: cadence_gem: Fix irq update w.r.t queue
Sai Pavan Boddu
1
-22
/
+3
2020-06-18
net: cadence_gem: Fix the queue address update during wrap around
Sai Pavan Boddu
1
-4
/
+33
2020-06-18
net: cadence_gem: Fix debug statements
Sai Pavan Boddu
1
-14
/
+13
2020-06-18
hw/net/tulip: Log descriptor overflows
Philippe Mathieu-Daudé
1
-0
/
+6
2020-06-18
hw/net/tulip: Fix 'Descriptor Error' definition
Philippe Mathieu-Daudé
1
-1
/
+1
2020-06-18
Fix tulip breakage
Helge Deller
1
-6
/
+0
2020-06-18
virtio-net: align RSC fields with updated virtio-net header
Yuri Benditovich
1
-24
/
+4
2020-06-18
virtio-net: add migration support for RSS and hash report
Yuri Benditovich
1
-0
/
+37
2020-06-18
virtio-net: reference implementation of hash report
Yuri Benditovich
1
-20
/
+79
2020-06-18
virtio-net: implement RX RSS processing
Yuri Benditovich
2
-2
/
+87
2020-06-18
virtio-net: implement RSS configuration command
Yuri Benditovich
2
-9
/
+161
[next]