aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2024-04-30hw/arm : Connect DM163 to B-L475E-IOT01AInès Varhol2-2/+58
2024-04-30hw/arm : Create Bl475eMachineStateInès Varhol1-14/+32
2024-04-30hw/arm : Pass STM32L4x5 SYSCFG gpios to STM32L4x5 SoCInès Varhol1-2/+4
2024-04-30hw/display : Add device DM163Inès Varhol4-0/+367
2024-04-30hw/arm/npcm7xx: Store derivative OTP fuse key in little endianPhilippe Mathieu-Daudé1-1/+2
2024-04-30hw/char/stm32l4x5_usart: Fix memory corruption by adding correct class_sizeThomas Huth1-0/+1
2024-04-30hw/dmax/xlnx_dpdma: fix handling of address_extension descriptor fieldsAlexandra Diupina1-10/+10
2024-04-30target/arm: Default to 1GHz cntfrq for 'max' and new CPUsPeter Maydell1-1/+3
2024-04-30hw/watchdog/sbsa_gwdt: Make watchdog timer frequency a QOM propertyPeter Maydell2-1/+15
2024-04-30hw/arm/sbsa-ref: Force CPU generic timer to 62.5MHzPeter Maydell1-0/+15
2024-04-30hw/core/clock: allow clock_propagate on child clocksRaphael Poggi1-1/+0
2024-04-26exec: Declare target_words_bigendian() in 'exec/tswap.h'Philippe Mathieu-Daudé5-4/+5
2024-04-25Merge tag 'hw-misc-20240425' of https://github.com/philmd/qemu into stagingRichard Henderson26-86/+165
2024-04-25Merge tag 'pull-target-arm-20240425' of https://git.linaro.org/people/pmaydel...Richard Henderson92-186/+1322
2024-04-25hw/s390x: Include missing 'cpu.h' headerPhilippe Mathieu-Daudé2-0/+3
2024-04-25hw/core: Support module-id in numa configurationZhao Liu1-0/+16
2024-04-25hw/core: Introduce module-id as the topology subindexZhao Liu1-0/+4
2024-04-25hw/core/machine: Support modules in -smpZhao Liu2-6/+34
2024-04-25hw/core/machine: Introduce the module as a CPU topology levelZhao Liu2-1/+2
2024-04-25hw/i386/pc_sysfw: Remove unused parameter from pc_isa_bios_init()Bernhard Beschow1-3/+2
2024-04-25hw/misc : Correct 5 spaces indents in stm32l4x5_extiInès Varhol1-4/+4
2024-04-25hw/xtensa: Include missing 'exec/cpu-common.h' in 'bootparam.h'Philippe Mathieu-Daudé1-0/+2
2024-04-25hw/elf_ops: Rename elf_ops.h -> elf_ops.h.incPhilippe Mathieu-Daudé1-2/+2
2024-04-25hw/cxl/cxl-cdat: Make cxl_doe_cdat_init() return booleanZhao Liu3-7/+5
2024-04-25hw/cxl/cxl-cdat: Make ct3_build_cdat() return booleanZhao Liu1-4/+5
2024-04-25hw/cxl/cxl-cdat: Make ct3_load_cdat() return booleanZhao Liu1-6/+7
2024-04-25hw: Add a Kconfig switch for the TYPE_CPU_CLUSTER deviceThomas Huth4-1/+10
2024-04-25hw: Fix problem with the A*MPCORE switches in the Kconfig filesThomas Huth3-18/+10
2024-04-25hw/riscv/virt: Replace sprintf by g_strdup_printfPhilippe Mathieu-Daudé1-8/+9
2024-04-25hw/misc/imx: Replace sprintf() by snprintf()Philippe Mathieu-Daudé8-10/+10
2024-04-25hw/misc/applesmc: Simplify DeviceReset handlerPhilippe Mathieu-Daudé1-15/+21
2024-04-25hw/arm: Add the USART to the stm32l4x5 SoCArnaud Minier2-6/+78
2024-04-25hw/char/stm32l4x5_usart: Add options for serial parameters settingArnaud Minier2-0/+99
2024-04-25hw/char/stm32l4x5_usart: Enable serial read and writeArnaud Minier2-0/+150
2024-04-25hw/char: Implement STM32L4x5 USART skeletonArnaud Minier4-0/+404
2024-04-25reset: Add RESET_TYPE_SNAPSHOT_LOADPeter Maydell2-15/+4
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell76-114/+114
2024-04-25allwinner-i2c, adm1272: Use device_cold_reset() for software-triggered resetPeter Maydell2-3/+2
2024-04-25hw/misc: Don't special case RESET_TYPE_COLD in npcm7xx_clk, gcrPeter Maydell2-18/+7
2024-04-25hw/dma: avoid apparent overflow in soc_dma_set_requestAnastasia Belova1-2/+2
2024-04-25hw/arm/virt: Enable NMI support in the GIC if the CPU has FEAT_NMIJinjie Ruan1-0/+19
2024-04-25hw/intc/arm_gicv3: Report the VINMI interruptJinjie Ruan1-2/+12
2024-04-25hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update()Jinjie Ruan1-0/+4
2024-04-25hw/intc/arm_gicv3: Implement NMI interrupt priorityJinjie Ruan3-9/+64
2024-04-25hw/intc/arm_gicv3: Handle icv_nmiar1_read() for icc_nmiar1_read()Peter Maydell3-12/+98
2024-04-25hw/intc/arm_gicv3: Add NMI handling CPU interface registersPeter Maydell3-5/+148
2024-04-25hw/intc/arm_gicv3: Implement GICD_INMIRJinjie Ruan2-0/+36
2024-04-25hw/intc/arm_gicv3_redist: Implement GICR_INMIR0Jinjie Ruan2-0/+20
2024-04-25hw/intc/arm_gicv3: Add irq non-maskable propertyJinjie Ruan1-0/+38
2024-04-25hw/intc/arm_gicv3_kvm: Not set has-nmi=true for the KVM GICv3Jinjie Ruan1-0/+5
generated by cgit v1.1 at 2024-08-18 05:35:50 +0000