aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/meson.build
AgeCommit message (Expand)AuthorFilesLines
2020-09-09hw/riscv: Always build riscv_hart.cBin Meng1-1/+1
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng1-1/+0
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_gpio model to hw/gpioBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_u_otp model to hw/miscBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_u_prci model to hw/miscBin Meng1-1/+0
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng1-1/+0
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng1-0/+1
2020-09-08configure: do not include dependency flags in QEMU_CFLAGS and LIBSPaolo Bonzini1-1/+1
2020-08-25hw/riscv: Add helpers for RISC-V multi-socket NUMA machinesAnup Patel1-0/+1
2020-08-21meson: convert hw/arch*Marc-André Lureau1-0/+19
generated by cgit v1.1 at 2024-08-22 06:39:05 +0000