aboutsummaryrefslogtreecommitdiff
path: root/hw/ppc/spapr_irq.c
AgeCommit message (Expand)AuthorFilesLines
2019-03-29spapr/irq: Add XIVE sanity checks on non-P9 machinesCédric Le Goater1-0/+50
2019-03-12spapr: Use CamelCase properlyDavid Gibson1-52/+52
2019-02-26spapr_irq: Expose the phandle of the interrupt controllerGreg Kurz1-0/+21
2019-02-26spapr: Expose the name of the interrupt controller nodeGreg Kurz1-1/+20
2019-02-18xics: Drop the KVM ICS classGreg Kurz1-1/+1
2019-02-18spapr/irq: Use the "simple" ICS class for KVMGreg Kurz1-8/+7
2019-02-18xics: Handle KVM interrupt presentation from "simple" ICS codeGreg Kurz1-6/+1
2019-02-18spapr/irq: Use the base ICP class for KVMGreg Kurz1-3/+1
2019-02-17spapr/irq: remove the XICS offset adjustmentCédric Le Goater1-26/+1
2019-02-17spapr/irq: add an 'nr_irq' parameter to initialize the backend.Cédric Le Goater1-8/+10
2019-02-17spapr: Disallow unsupported kernel-irqchip settingsGreg Kurz1-0/+13
2019-02-04spapr: move the interrupt presenters under machine_dataCédric Le Goater1-7/+10
2019-01-22ppc: Move spapr-related prototypes from xics.h into a seperate header fileThomas Huth1-0/+1
2019-01-09spapr: enable XIVE MMIOs at resetCédric Le Goater1-0/+9
2019-01-09spapr: introduce a new sPAPR IRQ backend supporting XIVE and XICSCédric Le Goater1-0/+179
2019-01-09spapr: move the qemu_irq array under the machineCédric Le Goater1-3/+27
2019-01-09ppc: replace the 'Object *intc' by a 'ICPState *icp' pointer under the CPUCédric Le Goater1-3/+3
2019-01-09ppc/xive: introduce a XiveTCTX pointer under PowerPCCPUCédric Le Goater1-4/+4
2019-01-09spapr: modify the prototype of the cpu_intc_create() methodCédric Le Goater1-8/+26
2019-01-09spapr/xive: simplify the sPAPR IRQ qirq method for XIVECédric Le Goater1-1/+11
2018-12-21spapr: introduce an 'ic-mode' machine optionCédric Le Goater1-24/+10
2018-12-21spapr: add an extra OV5 field to the sPAPR IRQ backendCédric Le Goater1-0/+3
2018-12-21spapr: add a 'reset' method to the sPAPR IRQ backendCédric Le Goater1-1/+30
2018-12-21spapr: extend the sPAPR IRQ backend for XICS migrationCédric Le Goater1-0/+27
2018-12-21spapr: allocate the interrupt thread context under the CPU coreCédric Le Goater1-0/+15
2018-12-21spapr: add device tree support for the XIVE exploitation modeCédric Le Goater1-0/+3
2018-12-21spapr: add hcalls support for the XIVE exploitation interrupt modeCédric Le Goater1-0/+2
2018-12-21spapr: introduce a new machine IRQ backend for XIVECédric Le Goater1-0/+93
2018-12-21spapr: introduce a spapr_irq_init() routineCédric Le Goater1-5/+11
2018-09-25spapr: increase the size of the IRQ number spaceCédric Le Goater1-1/+14
2018-09-25spapr: introduce a spapr_irq class 'nr_msis' attributeCédric Le Goater1-2/+7
2018-08-21spapr: introduce a IRQ controller backend to the machineCédric Le Goater1-0/+230
2018-08-21spapr: introduce a fixed IRQ number spaceCédric Le Goater1-0/+56