aboutsummaryrefslogtreecommitdiff
path: root/hw/ppc/ppc.c
AgeCommit message (Expand)AuthorFilesLines
2021-09-30target/ppc: Fix 64-bit decrementerCédric Le Goater1-11/+9
2021-09-30target/ppc: Convert debug to trace events (decrementer and IRQ)Cédric Le Goater1-108/+61
2021-09-30target/ppc: Replace debug messages by asserts for unknown IRQ pinsCédric Le Goater1-18/+6
2021-05-02Do not include cpu.h if it's not really necessaryThomas Huth1-1/+0
2021-03-09sysemu: Let VMChangeStateHandler take boolean 'running' argumentPhilippe Mathieu-Daudé1-1/+1
2020-12-14hw/ppc: Do not re-read the clock on pre_save if doing savevmGreg Kurz1-2/+3
2020-12-14ppc: Add a missing break for PPC6xx_INPUT_TBENChen Qun1-0/+1
2020-02-02hw/ppc/prep: Remove the deprecated "prep" machine and the OpenHackware BIOSThomas Huth1-18/+0
2019-12-17target/ppc: Add SPR TBU40Suraj Jitindar Singh1-0/+13
2019-12-17target/ppc: Work [S]PURR implementation and add HV supportSuraj Jitindar Singh1-10/+7
2019-12-17target/ppc: Implement the VTB for HV accessSuraj Jitindar Singh1-0/+16
2019-12-17ppc: Don't use CPUPPCState::irq_input_state with modern Book3s CPU modelsGreg Kurz1-14/+2
2019-12-17ppc: Deassert the external interrupt pin in KVM on resetGreg Kurz1-0/+8
2019-12-17ppc: Introduce a ppc_cpu_pir() helperCédric Le Goater1-2/+7
2019-08-21migration: Do not re-read the clock on pre_save in case of paused guestMaxiwell S. Garcia1-4/+9
2019-08-16sysemu: Split sysemu/runstate.h off sysemu/sysemu.hMarkus Armbruster1-1/+1
2019-08-16Include qemu/main-loop.h lessMarkus Armbruster1-0/+1
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster1-1/+0
2019-08-16Include migration/vmstate.h lessMarkus Armbruster1-0/+1
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster1-0/+2
2019-07-02ppc: Introduce kvmppc_set_reg_tb_offset() helperGreg Kurz1-4/+1
2019-07-02hw/ppc: Drop useless CONFIG_KVM ifdeferyGreg Kurz1-2/+0
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster1-1/+0
2019-06-10target/ppc: Use env_cpu, env_archcpuRichard Henderson1-9/+9
2019-03-29target/ppc: Consolidate 64-bit server processor detection in a helperGreg Kurz1-1/+1
2019-03-12ppc: externalize ppc_get_vcpu_by_pir()Cédric Le Goater1-0/+16
2019-03-12target/ppc: Implement large decrementer support for TCGSuraj Jitindar Singh1-26/+64
2019-02-26target/ppc: Add POWER9 external interrupt modelBenjamin Herrenschmidt1-0/+42
2019-02-26target/ppc: Rename "in_pm_state" to "resume_as_sreset"Benjamin Herrenschmidt1-1/+1
2019-02-04hw/ppc: Don't include m48t59.h if it is not necessaryThomas Huth1-2/+0
2019-02-04hw/ppc: Move ppc40x_*reset() functions from ppc405_uc.c to ppc.cThomas Huth1-0/+56
2018-02-09Include qapi/error.h exactly where neededMarkus Armbruster1-1/+0
2017-10-17ppc: spapr: replace ppc_cpu_parse_features() with cpu_parse_cpu_model()Igor Mammedov1-25/+0
2017-09-27migration: pre_save return intDr. David Alan Gilbert1-1/+3
2017-09-08ppc: spapr: Make VCPU ID handling private to SPAPRSam Bobroff1-21/+0
2017-09-08ppc: spapr: Rename cpu_dt_id to vcpu_idSam Bobroff1-4/+4
2017-05-23shutdown: Add source information to SHUTDOWN and RESETEric Blake1-1/+1
2017-02-24tcg: drop global lock during TCG code executionJan Kiszka1-1/+15
2017-01-31spapr: clock should count only if vm is runningLaurent Vivier1-23/+43
2017-01-31ppc: Remove unused function cpu_ppc601_rtc_init()Thomas Huth1-7/+0
2016-08-13ppc: parse cpu features onceGreg Kurz1-0/+26
2016-07-01ppc: Initial HDEC supportBenjamin Herrenschmidt1-5/+12
2016-06-07ppc: Remove a potential overflow in muldiv64()Laurent Vivier1-1/+1
2016-05-19ppc: use PowerPCCPU instead of CPUPPCStatePaolo Bonzini1-10/+10
2016-03-22Replaced get_tick_per_sec() by NANOSECONDS_PER_SECONDRutuja Shah1-9/+12
2016-03-22hw: explicitly include qemu-common.h and cpu.hPaolo Bonzini1-0/+2
2016-01-29ppc: Clean up includesPeter Maydell1-0/+1
2015-10-08s/cpu_get_real_ticks/cpu_get_host_ticks/Christopher Covington1-2/+2
2015-07-20timer: rename NSEC_PER_SEC due to Mac OS X header clashStefan Hajnoczi1-2/+3
2015-07-02timer: Use a single definition of NSEC_PER_SEC for the whole codebaseAlberto Garcia1-2/+0