aboutsummaryrefslogtreecommitdiff
path: root/hw/openrisc
AgeCommit message (Expand)AuthorFilesLines
2014-11-03hw/core/loader: implement address translation in uimage loaderMax Filippov1-1/+1
2014-09-09memory: add parameter errp to memory_region_init_ramHu Tao1-1/+1
2014-05-28machine: Conversion of QEMUMachineInitArgs to MachineStateMarcel Apfelbaum1-4/+4
2013-11-20openrisc-timer: Reduce overhead, Separate clock update functionsSebastian Macke1-10/+19
2013-09-03Merge remote-tracking branch 'mst/tags/for_anthony' into stagingAnthony Liguori1-1/+0
2013-08-28hw: Clean up bogus default boot orderMarkus Armbruster1-1/+0
2013-08-26Merge remote-tracking branch 'stefanha/block' into stagingAnthony Liguori1-5/+5
2013-08-22aio / timers: Switch entire codebase to the new timer APIAlex Bligh1-5/+5
2013-08-22aio / timers: Rename qemu_timer_* functionsAlex Bligh1-1/+1
2013-08-21hw/openrisc: Avoid undefined shift in openrisc_pic_cpu_handler()Jia Liu1-1/+3
2013-08-21hw/openrisc: Fix masking in openrisc_pic_cpu_handler()Jia Liu1-8/+5
2013-08-21hw/openrisc: Avoid using uninitialised variable 'entry'Jia Liu1-2/+1
2013-07-23hw/openrisc: Use stderr output instead of qemu_logJia Liu1-2/+2
2013-07-23hw/openrisc: Indent typoJia Liu1-1/+1
2013-07-04memory: add owner argument to initialization functionsPaolo Bonzini1-1/+1
2013-04-08hw: move headers to include/Paolo Bonzini1-1/+1
2013-03-12cpu: Pass CPUState to cpu_interrupt()Andreas Färber1-1/+1
2013-03-12exec: Pass CPUState to cpu_reset_interrupt()Andreas Färber1-1/+2
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-1/+3
2013-03-01hw: move boards and other isolated files to hw/ARCHPaolo Bonzini4-3/+313
2012-07-27target-or32: Add a IIS dummy boardJia Liu1-1/+1
2012-07-27target-or32: Add timer supportJia Liu1-1/+1
2012-07-27target-or32: Add PIC supportJia Liu1-0/+2
2012-07-27target-or32: Add target stubs and QOM cpuJia Liu1-0/+1
generated by cgit v1.1 at 2024-11-01 00:35:37 +0000