aboutsummaryrefslogtreecommitdiff
path: root/hw/omap_gpmc.c
AgeCommit message (Expand)AuthorFilesLines
2013-03-01hw: include hw header files with full pathsPaolo Bonzini1-3/+3
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-2/+2
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-8/+8
2012-01-04hw/omap_gpmc: Fix region map/unmap when configuring prefetch enginePeter Maydell1-9/+21
2011-11-09hw/omap_gpmc.c: Add missing 'break's to fix 8 bit NAND writesPeter Maydell1-0/+2
2011-09-23hw/omap_gpmc: Modify correct field when writing IRQSTATUS registerPeter Maydell1-1/+1
2011-09-23hw/omap_gpmc: Add comment about FIFOTHRESHOLDSTATUS bitPeter Maydell1-0/+7
2011-08-28omap_gpmc: Implement prefetch enginePeter Maydell1-10/+247
2011-08-28omap: Wire up the DMA request line to the GPMCPeter Maydell1-1/+4
2011-08-28omap_gpmc: Pull prefetch engine data into sub-structPeter Maydell1-24/+28
2011-08-28omap_gpmc: Accept a zero mask field on omap3630Juha Riihimäki1-5/+6
2011-08-28omap_gpmc: Support NAND devicesPeter Maydell1-12/+207
2011-08-28omap_gpmc: Reindent misindented switch statementsPeter Maydell1-48/+48
2011-08-28omap_gpmc: Calculate revision from OMAP modelJuha Riihimäki1-1/+3
2011-08-28omap_gpmc: Take omap_mpu_state* in omap_gpmc_initJuha Riihimäki1-1/+2
2011-08-28omap_gpmc: Fix handling of FIFOTHRESHOLDSTATUS bitPeter Maydell1-1/+1
2011-08-28omap_gpmc: Wire up the GPMC IRQ correctlyPeter Maydell1-0/+1
2011-08-28omap_gpmc: GPMC_IRQSTATUS is write-one-to-clearPeter Maydell1-1/+1
2011-08-28omap_gpmc: Refactor omap_gpmc_cs_map and omap_gpmc_cs_unmapPeter Maydell1-21/+35
2011-08-28omap_gpmc: Clean up omap_gpmc_attach MemoryRegion conversionPeter Maydell1-37/+22
2011-08-23hw/omap_gpmc: Don't try to map CS0 twice on resetPeter Maydell1-1/+0
2011-08-22omap_gpmc/nseries/tusb6010: convert to memory APIAvi Kivity1-24/+36
2011-08-20Use glib memory allocation and free functionsAnthony Liguori1-1/+1
2010-12-11Add endianness as io mem parameterAlexander Graf1-1/+1
2010-06-30hw/omap2.c : separate gpmc(general purpose memory controller)cmchao1-0/+419