index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
misc
/
stm32l4x5_rcc.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-12-19
include/hw/qdev-properties: Remove DEFINE_PROP_END_OF_LIST
Richard Henderson
1
-1
/
+0
2024-12-15
hw/misc: Constify all Property
Richard Henderson
1
-1
/
+1
2024-08-13
hw/misc/stm32l4x5_rcc: Add validation for MCOPRE and MCOSEL values
Zheyu Ma
1
-8
/
+20
2024-04-25
hw, target: Add ResetType argument to hold and exit phase methods
Peter Maydell
1
-5
/
+5
2024-03-26
hw/misc/stm32l4x5_rcc: Propagate period when enabling a clock
Arnaud Minier
1
-1
/
+1
2024-03-26
hw/misc/stm32l4x5_rcc: Inline clock_update() in clock_mux_update()
Philippe Mathieu-Daudé
1
-1
/
+6
2024-03-05
hw/misc/stm32l4x5_rcc: Add write protections to CR register
Arnaud Minier
1
-50
/
+114
2024-03-05
hw/misc/stm32l4x5_rcc: Handle Register Updates
Arnaud Minier
1
-12
/
+512
2024-03-05
hw/misc/stm32l4x5_rcc: Initialize PLLs and clock multiplexers
Arnaud Minier
1
-17
/
+128
2024-03-05
hw/misc/stm32l4x5_rcc: Add an internal PLL Clock object
Arnaud Minier
1
-0
/
+176
2024-03-05
hw/misc/stm32l4x5_rcc: Add an internal clock multiplexer object
Arnaud Minier
1
-0
/
+160
2024-03-05
hw/misc/stm32l4x5_rcc: Implement STM32L4x5_RCC skeleton
Arnaud Minier
1
-0
/
+446