aboutsummaryrefslogtreecommitdiff
path: root/hw/mips/cps.c
AgeCommit message (Expand)AuthorFilesLines
2020-09-08mips/cps: Use start-powered-off CPUState propertyThiago Jung Bauermann1-4/+11
2020-07-10error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster1-9/+4
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster1-12/+12
2020-07-10qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster1-8/+4
2020-07-02mips/cps: Fix mips_cps_realize() error API violationsMarkus Armbruster1-10/+19
2020-07-02hw: Fix error API violation around object_property_set_link()Markus Armbruster1-2/+4
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster1-12/+8
2020-01-24qdev: set properties with device_class_set_props()Marc-André Lureau1-1/+1
2020-01-07mips/cps: fix setting saar propertyMarc-André Lureau1-1/+1
2019-08-19target/mips: Style improvements in cps.cAleksandar Markovic1-2/+4
2019-08-16Include hw/qdev-properties.h lessMarkus Armbruster1-0/+1
2019-08-16Include sysemu/reset.h a lot lessMarkus Armbruster1-0/+1
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster1-0/+1
2019-05-24hw/mips: Use object_initialize_child for correct reference countingPhilippe Mathieu-Daudé1-12/+8
2019-01-18target/mips: Update ITU to utilize SAARI and SAAR CP0 registersYongbok Kim1-0/+8
2017-10-27mips: malta/boston: replace cpu_model with cpu_typeIgor Mammedov1-2/+2
2017-09-21mips: replace cpu_mips_init() with cpu_generic_init()Igor Mammedov1-1/+1
2017-09-19cpu: make cpu_generic_init() abort QEMU on errorIgor Mammedov1-4/+0
2016-08-08error: Strip trailing '\n' from error string arguments (again)Markus Armbruster1-1/+1
2016-07-12hw/mips/cps: create GIC block inside CPSLeon Alrae1-7/+18
2016-05-19mips: use MIPSCPU instead of CPUMIPSStatePaolo Bonzini1-3/+4
2016-03-30hw/mips/cps: enable ITU for multithreading processorsLeon Alrae1-0/+32
2016-03-30hw/mips/cps: create CPC block inside CPSLeon Alrae1-0/+16
2016-03-30hw/mips/cps: create GCR block inside CPSLeon Alrae1-0/+23
2016-03-30hw/mips: implement generic MIPS Coherent Processing System containerLeon Alrae1-0/+109