aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2024-12-15hw/intc: Constify all PropertyRichard Henderson38-45/+45
2024-11-19hw/intc/loongarch_extioi: Use set_bit32() and clear_bit32() for s->isrPeter Maydell1-8/+3
2024-11-19hw/intc/openpic: Avoid taking address of out-of-bounds array indexPeter Maydell1-7/+8
2024-11-04pnv/xive2: TIMA CI ops using alternative offsets or byte lengthsMichael Kowal1-0/+6
2024-11-04pnv/xive2: TIMA support for 8-byte OS context push for PHYPGlenn Miles2-5/+21
2024-11-04pnv/xive: Update PIPR when updating CPPRGlenn Miles1-2/+32
2024-11-04pnv/xive: Add special handling for pool targetsGlenn Miles1-10/+26
2024-11-04ppc/xive2: Support "Pull Thread Context to Odd Thread Reporting Line"Glenn Miles2-25/+57
2024-11-04ppc/xive2: Change context/ring specific functions to be genericMichael Kowal2-13/+13
2024-11-04ppc/xive2: Support "Pull Thread Context to Register" operationGlenn Miles1-0/+15
2024-11-04ppc/xive2: Allow 1-byte write of Target field in TIMAGlenn Miles2-0/+15
2024-11-04ppc/xive2: Dump the VP-group and crowd tables with 'info pic'Frederic Barrat2-3/+96
2024-11-04ppc/xive2: Dump more NVP state with 'info pic'Frederic Barrat1-2/+8
2024-11-04pnv/xive2: Support for "OS LGS Push" TIMA operationGlenn Miles1-0/+15
2024-11-04ppc/xive2: Support TIMA "Pull OS Context to Odd Thread Reporting Line"Frederic Barrat2-27/+135
2024-11-04pnv/xive2: Define OGEN field in the TIMAFrederic Barrat1-0/+4
2024-11-04pnv/xive: TIMA patch sets pre-req alignment and formatting changesMichael Kowal1-24/+48
2024-11-04ppc/xive: Fix ESB length overflow on 32-bit hostsNicholas Piggin2-3/+3
2024-11-04ppc/spapr: remove deprecated machine pseries-2.9Harsh Prateek Bora1-16/+0
2024-10-31Merge tag 'pull-riscv-to-apply-20241031-1' of https://github.com/alistair23/q...Peter Maydell2-22/+44
2024-10-30hw/intc/riscv_aplic: Check and update pending when write sourcecfgYong-Xuan Wang1-18/+33
2024-10-30hw/intc: Don't clear pending bits on IRQ loweringSergey Makarov1-2/+4
2024-10-30hw/intc: Make zeroth priority register read-onlySergey Makarov1-2/+7
2024-10-29target/arm: kvm: require KVM_CAP_DEVICE_CTRLPaolo Bonzini1-8/+1
2024-10-18hw/intc/openpic: Improve errors for out of bounds property valuesMarkus Armbruster1-4/+1
2024-10-15hw/intc/omap_intc: Remove now-unnecessary abstract base classPeter Maydell1-9/+2
2024-10-15hw/intc/arm_gicv3_cpuif: Add cast to match the documentationAlexandra Diupina1-1/+1
2024-10-15hw/intc/arm_gicv3: Add cast to match the documentationAlexandra Diupina1-1/+1
2024-10-15hw/intc/arm_gicv3: Add cast to match the documentationAlexandra Diupina1-1/+1
2024-10-02Merge tag 'pull-riscv-to-apply-20241002' of https://github.com/alistair23/qem...Peter Maydell1-18/+32
2024-10-02hw/intc: riscv-imsic: Fix interrupt state updates.Tomasz Jeznach1-18/+32
2024-10-01hw/intc: Remove omap2-intc devicePeter Maydell1-276/+0
2024-09-13hw/intc: Remove TYPE_ETRAX_FS_PIC devicePhilippe Mathieu-Daudé2-173/+0
2024-09-13hw/intc/loongson_ipi: Remove unused headersPhilippe Mathieu-Daudé1-9/+0
2024-09-13hw/intc/arm_gic: fix spurious level triggered interruptsJan Klötzke1-3/+8
2024-09-13hw: Use device_class_set_legacy_reset() instead of opencodingPeter Maydell29-30/+30
2024-08-06hw/intc/loongson_ipi: Restrict to MIPSBibo Mao1-14/+0
2024-08-06hw/intc/loongarch_ipi: Add loongarch IPI supportBibo Mao3-0/+73
2024-08-06hw/intc/loongson_ipi: Move common code to loongson_ipi_common.cBibo Mao2-275/+287
2024-08-06hw/intc/loongson_ipi: Expose loongson_ipi_core_read/write helpersBibo Mao1-6/+4
2024-08-06hw/intc/loongson_ipi: Add LoongsonIPICommonClass::cpu_by_arch_id handlerBibo Mao1-3/+7
2024-08-06hw/intc/loongson_ipi: Add LoongsonIPICommonClass::get_iocsr_as handlerBibo Mao1-4/+12
2024-08-06hw/intc/loongson_ipi: Pass LoongsonIPICommonState to send_ipi_data()Bibo Mao1-8/+11
2024-08-06hw/intc/loongson_ipi: Move IPICore structure to loongson_ipi_common.hBibo Mao2-40/+52
2024-08-06hw/intc/loongson_ipi: Move IPICore::mmio_mem to LoongsonIPIStateBibo Mao1-3/+7
2024-08-06hw/intc/loongson_ipi: Add TYPE_LOONGSON_IPI_COMMON stubBibo Mao4-3/+34
2024-08-06hw/intc/loongson_ipi: Extract loongson_ipi_common_realize()Bibo Mao1-8/+24
2024-08-06hw/intc/loongson_ipi: Rename LoongsonIPI -> LoongsonIPIStateBibo Mao1-8/+8
2024-07-26pnv/xive2: Dump more END state with 'info pic'Frederic Barrat1-2/+5
2024-07-26pnv/xive2: Refine TIMA 'info pic' outputFrederic Barrat1-3/+9
generated by cgit v1.1 at 2025-01-29 09:41:12 +0000