index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
intc
Age
Commit message (
Expand
)
Author
Files
Lines
2022-05-05
ppc/xive: Update the state of the External interrupt signal
Frederic Barrat
2
-0
/
+16
2022-05-05
ppc/xive: Always recompute the PIPR when pushing an OS context
Frederic Barrat
2
-10
/
+17
2022-05-05
target/arm: Replace sentinels with ARRAY_SIZE in cpregs.h
Richard Henderson
2
-6
/
+0
2022-05-05
target/arm: Split out cpregs.h
Richard Henderson
2
-0
/
+3
2022-04-26
hw/intc: Vectored Interrupt Controller (VIC)
Amir Gonnen
3
-0
/
+317
2022-04-22
Merge tag 'pull-target-arm-20220422-1' of https://git.linaro.org/people/pmayd...
Richard Henderson
9
-242
/
+1508
2022-04-22
hw/intc/arm_gicv3: Allow 'revision' property to be set to 4
Peter Maydell
2
-5
/
+12
2022-04-22
hw/intc/arm_gicv3: Update ID and feature registers for GICv4
Peter Maydell
6
-12
/
+32
2022-04-22
hw/intc/arm_gicv3_redist: Implement gicv3_redist_inv_vlpi()
Peter Maydell
1
-2
/
+5
2022-04-22
hw/intc/arm_gicv3_redist: Implement gicv3_redist_vinvall()
Peter Maydell
1
-1
/
+7
2022-04-22
hw/intc/arm_gicv3_redist: Implement gicv3_redist_mov_vlpi()
Peter Maydell
1
-2
/
+18
2022-04-22
hw/intc/arm_gicv3_redist: Use set_pending_table_bit() in mov handling
Peter Maydell
1
-8
/
+1
2022-04-22
hw/intc/arm_gicv3_redist: Implement gicv3_redist_vlpi_pending()
Peter Maydell
1
-2
/
+21
2022-04-22
hw/intc/arm_gicv3_redist: Implement gicv3_redist_process_vlpi()
Peter Maydell
1
-4
/
+44
2022-04-22
hw/intc/arm_gicv3_redist: Factor out "update bit in pending table" code
Peter Maydell
1
-19
/
+30
2022-04-22
hw/intc/arm_gicv3_redist: Recalculate hppvlpi on VPENDBASER writes
Peter Maydell
1
-3
/
+84
2022-04-22
hw/intc/arm_gicv3_redist: Factor out "update hpplpi for all LPIs" logic
Peter Maydell
1
-20
/
+46
2022-04-22
hw/intc/arm_gicv3_redist: Factor out "update hpplpi for one LPI" logic
Peter Maydell
1
-27
/
+47
2022-04-22
hw/intc/arm_gicv3_cpuif: Don't recalculate maintenance irq unnecessarily
Peter Maydell
1
-5
/
+5
2022-04-22
hw/intc/arm_gicv3_cpuif: Support vLPIs
Peter Maydell
5
-6
/
+137
2022-04-22
hw/intc/arm_gicv3_cpuif: Split "update vIRQ/vFIQ" from gicv3_cpuif_virt_update()
Peter Maydell
3
-25
/
+53
2022-04-22
hw/intc/arm_gicv3: Implement new GICv4 redistributor registers
Peter Maydell
3
-0
/
+99
2022-04-22
hw/intc/arm_gicv3: Implement GICv4's new redistributor frame
Peter Maydell
3
-5
/
+26
2022-04-22
hw/intc/arm_gicv3_its: Implement VINVALL
Peter Maydell
4
-0
/
+45
2022-04-22
hw/intc/arm_gicv3_its: Implement VMOVI
Peter Maydell
4
-0
/
+116
2022-04-22
hw/intc/arm_gicv3_its: Implement INV for virtual interrupts
Peter Maydell
3
-2
/
+31
2022-04-22
hw/intc/arm_gicv3_its: Implement INV command properly
Peter Maydell
4
-2
/
+74
2022-04-22
hw/intc/arm_gicv3_its: Implement VSYNC
Peter Maydell
3
-0
/
+13
2022-04-22
hw/intc/arm_gicv3_its: Implement VMOVP
Peter Maydell
3
-0
/
+85
2022-04-22
hw/intc/arm_gicv3: Keep pointers to every connected ITS
Peter Maydell
3
-0
/
+6
2022-04-22
hw/intc/arm_gicv3_its: Handle virtual interrupts in process_its_cmd()
Peter Maydell
4
-2
/
+125
2022-04-22
hw/intc/arm_gicv3_its: Split out process_its_cmd() physical interrupt code
Peter Maydell
1
-17
/
+32
2022-04-22
hw/intc/arm_gicv3_its: Factor out CTE lookup sequence
Peter Maydell
1
-70
/
+39
2022-04-22
hw/intc/arm_gicv3_its: Factor out "find ITE given devid, eventid"
Peter Maydell
1
-50
/
+54
2022-04-22
hw/intc/arm_gicv3_its: Distinguish success and error cases of CMD_CONTINUE
Peter Maydell
1
-13
/
+16
2022-04-22
hw/intc/arm_gicv3_its: Implement VMAPP
Peter Maydell
3
-0
/
+102
2022-04-22
hw/intc/arm_gicv3_its: Implement VMAPI and VMAPTI
Peter Maydell
3
-0
/
+102
2022-04-22
hw/intc/arm_gicv3_its: Implement GITS_BASER2 for GICv4
Peter Maydell
2
-0
/
+41
2022-04-22
hw/intc/arm_gicv3_its: Factor out "is intid a valid LPI ID?"
Peter Maydell
1
-3
/
+7
2022-04-22
hw/intc/arm_gicv3: Report correct PIDR0 values for ID registers
Peter Maydell
4
-5
/
+16
2022-04-22
hw/intc/arm_gicv3: Insist that redist region capacity matches CPU count
Peter Maydell
1
-2
/
+2
2022-04-22
hw/intc/arm_gicv3: Sanity-check num-cpu property
Peter Maydell
1
-0
/
+4
2022-04-22
hw/intc/arm_gicv3_its: Add missing blank line
Peter Maydell
1
-0
/
+1
2022-04-22
hw/intc: riscv_aclint: Add reset function of ACLINT devices
Jim Shu
1
-0
/
+39
2022-04-22
hw/intc: Make RISC-V ACLINT mtime MMIO register writable
Frank Chang
1
-21
/
+50
2022-04-22
hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINT
Frank Chang
1
-15
/
+27
2022-04-22
hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINT
Frank Chang
1
-0
/
+4
2022-04-21
Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into staging
Richard Henderson
1
-6
/
+3
2022-04-21
intc/exynos4210_gic: replace snprintf() with g_strdup_printf()
Marc-André Lureau
1
-6
/
+3
2022-04-21
hw/arm/exynos4210: Put combiners into state struct
Peter Maydell
1
-30
/
+1
[next]