aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/xive.c
AgeCommit message (Expand)AuthorFilesLines
2019-12-17ppc/pnv: Extend XiveRouter with a get_block_id() handlerCédric Le Goater1-5/+16
2019-12-17ppc/xive: Synthesize interrupt from the saved IPB in the NVTCédric Le Goater1-0/+52
2019-12-17ppc/xive: Introduce a xive_tctx_ipb_update() helperCédric Le Goater1-10/+11
2019-12-17ppc/xive: Remove the get_tctx() XiveRouter handlerCédric Le Goater1-7/+0
2019-12-17ppc/xive: Move the TIMA operations to the controller modelCédric Le Goater1-29/+0
2019-12-17ppc/xive: Extend the TIMA operation with a XivePresenter parameterCédric Le Goater1-26/+32
2019-12-17ppc/xive: Use the XiveFabric and XivePresenter interfacesCédric Le Goater1-31/+17
2019-12-17ppc/xive: Introduce a XiveFabric interfaceCédric Le Goater1-0/+10
2019-12-17ppc/xive: Implement the XivePresenter interfaceCédric Le Goater1-44/+7
2019-12-17ppc/xive: Introduce a XivePresenter interfaceCédric Le Goater1-9/+17
2019-12-17ppc/xive: Check V bit in TM_PULL_POOL_CTXCédric Le Goater1-0/+5
2019-12-17ppc/xive: Introduce OS CAM line helpersCédric Le Goater1-3/+38
2019-12-17ppc/xive: Record the IPB in the associated NVTCédric Le Goater1-2/+9
2019-12-17xive: Link "xive" property to XiveEndSource::xrtr pointerGreg Kurz1-10/+3
2019-12-17xive: Link "xive" property to XiveSource::xive pointerGreg Kurz1-10/+3
2019-12-17xive: Link "cpu" property to XiveTCTX::cs pointerGreg Kurz1-13/+9
2019-11-18ppc: Skip partially initialized vCPUs in 'info pic'Greg Kurz1-1/+10
2019-11-18xive, xics: Fix reference counting on CPU objectsGreg Kurz1-1/+5
2019-11-18ppc: Add intc_destroy() handlers to SpaprInterruptController/PnvChipGreg Kurz1-0/+5
2019-10-24ppc: Reset the interrupt presenter from the CPU reset handlerCédric Le Goater1-11/+1
2019-10-24ppc/pnv: Improve trigger data definitionCédric Le Goater1-2/+2
2019-10-24xive: Make some device types not user creatableGreg Kurz1-0/+15
2019-10-04spapr/xive: skip partially initialized vCPUs in presenterCédric Le Goater1-0/+8
2019-08-21ppc/xive: Improve 'info pic' supportCédric Le Goater1-6/+42
2019-08-21ppc/xive: Provide silent escalation supportCédric Le Goater1-0/+8
2019-08-21ppc/xive: Provide unconditional escalation supportCédric Le Goater1-9/+35
2019-08-21ppc/xive: Provide escalation supportCédric Le Goater1-0/+16
2019-08-21ppc/xive: Provide backlog supportCédric Le Goater1-29/+48
2019-08-21ppc/xive: Implement TM_PULL_OS_CTX special commandCédric Le Goater1-1/+14
2019-08-16Include migration/vmstate.h lessMarkus Armbruster1-0/+1
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster1-0/+1
2019-08-16Include sysemu/reset.h a lot lessMarkus Armbruster1-0/+1
2019-08-13spapr/xive: Fix migration of hot-plugged CPUsCédric Le Goater1-1/+20
2019-07-02ppc/xive: Fix TM_PULL_POOL_CTX special operationCédric Le Goater1-9/+10
2019-07-02ppc/xive: Make the PIPR register readonlyCédric Le Goater1-16/+16
2019-07-02ppc/xive: Force the Physical CAM line value to group modeCédric Le Goater1-16/+5
2019-06-12Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-4.1-20190612' into...Peter Maydell1-3/+19
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster1-0/+1
2019-06-12ppc/xive: Make XIVE generate the proper interrupt typesBenjamin Herrenschmidt1-3/+19
2019-05-29spapr/irq: add KVM support to the 'dual' machineCédric Le Goater1-4/+0
2019-05-29spapr/xive: add migration support for KVMCédric Le Goater1-0/+17
2019-05-29spapr/xive: add state synchronization with KVMCédric Le Goater1-0/+10
2019-05-29spapr/xive: add KVM supportCédric Le Goater1-3/+18
2019-05-29spapr/xive: fix EQ page addresses above 64GBCédric Le Goater1-6/+3
2019-03-12ppc/xive: activate HV supportCédric Le Goater1-3/+54
2019-03-12ppc/pnv: export the xive_router_notify() routineCédric Le Goater1-1/+1
2019-03-12ppc/xive: export the TIMA memory accessorsCédric Le Goater1-5/+18
2019-03-12ppc/xive: hardwire the Physical CAM line of the thread contextCédric Le Goater1-1/+30
2019-02-26ppc/xive: xive does not have a POWER7 interrupt modelCédric Le Goater1-3/+0
2019-02-26target/ppc: Add POWER9 external interrupt modelBenjamin Herrenschmidt1-0/+3
generated by cgit v1.1 at 2024-11-02 15:46:22 +0000