aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/loongarch_extioi.c
AgeCommit message (Expand)AuthorFilesLines
2024-12-19hw/intc/loongarch_extioi: Code cleanup about loongarch_extioiBibo Mao1-17/+14
2024-12-19hw/intc/loongarch_extioi: Inherit from loongarch_extioi_commonBibo Mao1-20/+19
2024-12-19hw/intc/loongarch_extioi: Add common file loongarch_extioi_commonBibo Mao1-57/+2
2024-12-19hw/intc/loongarch_extioi: Add unrealize interfaceBibo Mao1-3/+3
2024-12-19hw/intc/loongarch_extioi: Add common realize interfaceBibo Mao1-2/+14
2024-12-19hw/intc/loongarch_extioi: Rename LoongArchExtIOI with LoongArchExtIOICommonStateBibo Mao1-16/+25
2024-12-15hw/intc: Constify all PropertyRichard Henderson1-1/+1
2024-11-19hw/intc/loongarch_extioi: Use set_bit32() and clear_bit32() for s->isrPeter Maydell1-8/+3
2024-09-13hw: Use device_class_set_legacy_reset() instead of opencodingPeter Maydell1-1/+1
2024-06-06hw/intc/loongarch_extioi: Add extioi virt extension definitionSong Gao1-4/+84
2024-03-20hw/intc/loongarch_extioi: Fix interrupt routing updateBibo Mao1-1/+1
2024-01-11hw/intc/loongarch_extioi: Add vmstate post_load supportBibo Mao1-44/+76
2024-01-11hw/intc/loongarch_extioi: Add dynamic cpu number supportBibo Mao1-36/+71
2024-01-11hw/loongarch/virt: Set iocsr address space per-board rather than percpuBibo Mao1-3/+0
2023-12-29hw/intc: Constify VMStateRichard Henderson1-1/+1
2023-09-21hw/other: spelling fixesMichael Tokarev1-1/+1
2023-06-05bulk: Remove pointless QOM castsPhilippe Mathieu-Daudé1-3/+3
2023-05-15hw/loongarch/virt: Set max 256 cpus support on loongarch virt machineSong Gao1-2/+2
2022-11-04hw/intc: Fix LoongArch extioi coreisr accessingXiaojuan Yang1-4/+6
2022-11-04hw/intc: Convert the memops to with_attrs in LoongArch extioiXiaojuan Yang1-14/+17
2022-06-06hw/intc: Add LoongArch extioi interrupt controller(EIOINTC)Xiaojuan Yang1-0/+312
generated by cgit v1.1 at 2025-02-06 11:42:17 +0000