index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
intc
/
armv7m_nvic.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-15
arm: Don't crash if user tries to use a Cortex-M CPU without an NVIC
Peter Maydell
1
-1
/
+5
2018-02-15
hw/intc/armv7m_nvic: Fix byte-to-interrupt number conversions
Peter Maydell
1
-4
/
+4
2018-02-15
hw/intc/armv7m_nvic: Implement SCR
Peter Maydell
1
-4
/
+8
2018-02-15
hw/intc/armv7m_nvic: Implement cache ID registers
Peter Maydell
1
-0
/
+16
2018-02-15
hw/intc/armv7m_nvic: Implement v8M CPPWR register
Peter Maydell
1
-0
/
+14
2018-02-15
hw/intc/armv7m_nvic: Implement M profile cache maintenance ops
Peter Maydell
1
-0
/
+12
2018-02-15
hw/intc/armv7m_nvic: Fix ICSR PENDNMISET/CLR handling
Peter Maydell
1
-3
/
+3
2018-02-15
hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVIC
Peter Maydell
1
-14
/
+16
2018-02-09
target/arm: Split "get pending exception info" from "acknowledge it"
Peter Maydell
1
-7
/
+23
2018-02-09
target/arm: Add armv7m_nvic_set_pending_derived()
Peter Maydell
1
-2
/
+66
2018-01-16
hw/intc/armv7m: Support byte and halfword accesses to CFSR
Peter Maydell
1
-16
/
+22
2017-12-13
nvic: Make systick banked
Peter Maydell
1
-13
/
+77
2017-12-13
nvic: Make nvic_sysreg_ns_ops work with any MemoryRegion
Peter Maydell
1
-3
/
+7
2017-11-20
nvic: Fix ARMv7M MPU_RBAR reads
Peter Maydell
1
-1
/
+1
2017-10-12
nvic: Fix miscalculation of offsets into ITNS array
Peter Maydell
1
-2
/
+2
2017-10-12
nvic: Add missing 'break'
Peter Maydell
1
-0
/
+1
2017-10-06
nvic: Add missing code for writing SHCSR.HARDFAULTPENDED bit
Peter Maydell
1
-0
/
+1
2017-10-06
nvic: Implement Security Attribution Unit registers
Peter Maydell
1
-0
/
+116
2017-10-06
target/arm: Add new-in-v8M SFSR and SFAR
Peter Maydell
1
-0
/
+34
2017-10-06
target/arm: Prepare for CONTROL.SPSEL being nonzero in Handler mode
Peter Maydell
1
-1
/
+1
2017-10-06
nvic: Clear the vector arrays and prigroup on reset
Peter Maydell
1
-0
/
+5
2017-09-21
nvic: Support banked exceptions in acknowledge and complete
Peter Maydell
1
-6
/
+20
2017-09-21
nvic: Make SHCSR banked for v8M
Peter Maydell
1
-52
/
+169
2017-09-21
nvic: Make ICSR banked for v8M
Peter Maydell
1
-13
/
+32
2017-09-21
target/arm: Handle banking in negative-execution-priority check in cpu_mmu_in...
Peter Maydell
1
-0
/
+29
2017-09-21
nvic: Handle v8M changes in nvic_exec_prio()
Peter Maydell
1
-9
/
+42
2017-09-21
nvic: Disable the non-secure HardFault if AIRCR.BFHFNMINS is clear
Peter Maydell
1
-2
/
+10
2017-09-21
nvic: Implement v8M changes to fixed priority exceptions
Peter Maydell
1
-3
/
+19
2017-09-21
nvic: In escalation to HardFault, support HF not being priority -1
Peter Maydell
1
-11
/
+12
2017-09-21
nvic: Compare group priority for escalation to HF
Peter Maydell
1
-1
/
+1
2017-09-21
nvic: Make SHPR registers banked
Peter Maydell
1
-9
/
+87
2017-09-21
nvic: Make set_pending and clear_pending take a secure parameter
Peter Maydell
1
-16
/
+48
2017-09-21
nvic: Handle banked exceptions in nvic_recompute_state()
Peter Maydell
1
-5
/
+146
2017-09-21
nvic: Implement NVIC_ITNS<n> registers
Peter Maydell
1
-7
/
+67
2017-09-21
nvic: Make ICSR.RETTOBASE handle banked exceptions
Peter Maydell
1
-1
/
+4
2017-09-21
nvic: Implement AIRCR changes for v8M
Peter Maydell
1
-11
/
+38
2017-09-21
nvic: Add cached vectpending_prio state
Peter Maydell
1
-10
/
+13
2017-09-21
nvic: Add cached vectpending_is_s_banked state
Peter Maydell
1
-0
/
+1
2017-09-21
nvic: Add banked exception states
Peter Maydell
1
-1
/
+52
2017-09-14
nvic: Don't apply group priority mask to negative priorities
Peter Maydell
1
-2
/
+9
2017-09-07
target/arm: Make CFSR register banked for v8M
Peter Maydell
1
-2
/
+13
2017-09-07
target/arm: Make MMFAR banked for v8M
Peter Maydell
1
-2
/
+2
2017-09-07
target/arm: Make CCR register banked for v8M
Peter Maydell
1
-6
/
+27
2017-09-07
target/arm: Make MPU_CTRL register banked for v8M
Peter Maydell
1
-4
/
+5
2017-09-07
target/arm: Make MPU_RNR register banked for v8M
Peter Maydell
1
-9
/
+9
2017-09-07
target/arm: Make MPU_RBAR, MPU_RLAR banked for v8M
Peter Maydell
1
-4
/
+4
2017-09-07
target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8M
Peter Maydell
1
-4
/
+4
2017-09-07
target/arm: Make VTOR register banked for v8M
Peter Maydell
1
-6
/
+7
2017-09-07
nvic: Add NS alias SCS region
Peter Maydell
1
-1
/
+65
2017-09-07
target/arm: Make FAULTMASK register banked for v8M
Peter Maydell
1
-1
/
+8
[next]