| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2019-06-17 | hw/intc/arm_gicv3: GICD_TYPER.SecurityExtn is RAZ if GICD_CTLR.DS == 1 | Peter Maydell | 1 | -1/+7 |
| 2019-06-17 | hw/intc/arm_gicv3: Fix decoding of ID register range | Peter Maydell | 1 | -2/+2 |
| 2018-06-22 | hw/intc/arm_gicv3: fix an extra left-shift when reading IPRIORITYR | Amol Surati | 1 | -1/+2 |
| 2018-01-11 | hw/intc/arm_gicv3: Make reserved register addresses RAZ/WI | Peter Maydell | 1 | -0/+13 |
| 2016-06-20 | hw/intc/arm_gicv3: Fix compilation with simple trace backend | Peter Maydell | 1 | -0/+1 |
| 2016-06-17 | hw/intc/arm_gicv3: Implement gicv3_set_irq() | Peter Maydell | 1 | -0/+21 |
| 2016-06-17 | hw/intc/arm_gicv3: Implement GICv3 distributor registers | Shlomo Pongratz | 1 | -0/+858 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |