aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gicv3_cpuif.c
AgeCommit message (Expand)AuthorFilesLines
2017-06-07arm_gicv3: Fix ICC_BPR1 reset value when EL3 not implementedPeter Maydell1-5/+1
2017-06-02hw/intc/arm_gicv3_cpuif: Fix priority masking for NS BPR1Peter Maydell1-4/+38
2017-06-02hw/intc/arm_gicv3_cpuif: Don't let BPR be set below its minimumPeter Maydell1-0/+6
2017-06-02hw/intc/arm_gicv3_cpuif: Fix reset value for VMCR_EL2.VBPR1Peter Maydell1-1/+1
2017-02-28target-arm: Add GICv3CPUState in CPUARMState structVijaya Kumar K1-0/+8
2017-02-24tcg: drop global lock during TCG code executionJan Kiszka1-0/+3
2017-01-27arm_gicv3: Fix broken logic in ELRSR calculationPeter Maydell1-1/+1
2017-01-20hw/intc/arm_gicv3: Implement EL2 traps for CPU i/f regsPeter Maydell1-10/+60
2017-01-20hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()Peter Maydell1-0/+49
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers EOIR and IARPeter Maydell1-0/+220
2017-01-20hw/intc/arm_gicv3: Implement ICV_ HPPIR, DIR and RPR registersPeter Maydell1-3/+232
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers which are just accessorsPeter Maydell1-0/+239
2017-01-20hw/intc/arm_gicv3: Add accessors for ICH_ system registersPeter Maydell1-0/+477
2017-01-20hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell1-0/+13
2016-12-27hw/intc/arm_gicv3: Remove incorrect usage of fieldoffsetPeter Maydell1-7/+6
2016-10-17hw/intc/arm_gicv3: Fix ICC register tracepointsPeter Maydell1-8/+15
2016-06-27hw/intc/arm_gicv3: Add missing breakShannon Zhao1-0/+2
2016-06-17hw/intc/arm_gicv3: Add IRQ handling CPU interface registersPeter Maydell1-0/+437
2016-06-17hw/intc/arm_gicv3: Implement CPU i/f SGI generation registersPeter Maydell1-0/+125
2016-06-17hw/intc/arm_gicv3: Implement gicv3_cpuif_update()Peter Maydell1-1/+139
2016-06-17hw/intc/arm_gicv3: Implement GICv3 CPU interface registersPeter Maydell1-0/+646
generated by cgit v1.1 at 2024-11-03 12:26:40 +0000