aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gic.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-20hw/intc/arm_gic: Allow reset of the running priorityPetr Pavlu1-0/+2
2022-01-20hw/intc/arm_gic: Implement read of GICC_IIDRPetr Pavlu1-0/+9
2021-02-02hw/intc/arm_gic: Fix interrupt ID in GICD_SGIR registerPhilippe Mathieu-Daudé1-1/+1
2021-02-02hw/intc/arm_gic: Allow to use QTest without crashingPhilippe Mathieu-Daudé1-1/+2
2021-01-08intc/arm_gic: Fix gic_irq_signaling_enabled() for vCPUsEdgar E. Iglesias1-1/+3
2020-02-28arm_gic: Mask the un-supported priority bitsSai Pavan Boddu1-2/+31
2019-08-21hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster1-1/+1
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster1-0/+1
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster1-0/+1
2018-09-25hw/intc/arm_gic: Drop GIC_BASE_IRQ macroPeter Maydell1-17/+14
2018-08-24hw/intc/arm_gic: Make per-cpu GICH memory regions 0x200 bytes largePeter Maydell1-1/+1
2018-08-14intc/arm_gic: Improve tracesLuc Michel1-6/+25
2018-08-14intc/arm_gic: Implement maintenance interrupt generationLuc Michel1-0/+97
2018-08-14intc/arm_gic: Implement gic_update_virt() functionLuc Michel1-39/+136
2018-08-14intc/arm_gic: Implement the virtual interface registersLuc Michel1-2/+233
2018-08-14intc/arm_gic: Wire the vCPU interfaceLuc Michel1-2/+35
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_cpu_(read|write)Luc Michel1-5/+15
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(deactivate|complete...Luc Michel1-4/+47
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_acknowledge_irqLuc Michel1-19/+33
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(activate_irq|drop_p...Luc Michel1-12/+38
2018-08-14intc/arm_gic: Add virtualization enabled IRQ helper functionsLuc Michel1-18/+14
2018-08-14intc/arm_gic: Refactor secure/ns access check in the CPU interfaceLuc Michel1-17/+22
2018-08-14intc/arm_gic: Add virtualization extensions helper macros and functionsLuc Michel1-0/+5
2018-08-14intc/arm_gic: Add the virtualization extensions to the GIC stateLuc Michel1-1/+1
2018-08-14intc/arm_gic: Remove some dead code and put some functions staticLuc Michel1-21/+2
2018-08-14intc/arm_gic: Implement GICD_ISACTIVERn and GICD_ICACTIVERn registersLuc Michel1-4/+57
2018-08-14intc/arm_gic: Refactor operations on the distributorLuc Michel1-77/+86
2018-07-16hw/intc/arm_gic: Fix handling of GICD_ITARGETSRPeter Maydell1-2/+4
2018-07-16hw/intc/arm_gic: Check interrupt number in gic_deactivate_irq()Peter Maydell1-1/+15
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-2/+1
2018-01-25hw/intc/arm_gic: Fix the NS view of C_BPR when C_CTRL.CBPR is 1Luc MICHEL1-3/+13
2018-01-25hw/intc/arm_gic: Fix group priority computation for group 1 IRQsLuc MICHEL1-1/+2
2018-01-25hw/intc/arm_gic: Fix C_RPR value on idle priorityLuc MICHEL1-0/+5
2018-01-25hw/intc/arm_gic: Prevent the GIC from signaling an IRQ when it's "active and ...Luc MICHEL1-0/+1
2018-01-11hw/intc/arm_gic: reserved register addresses are RAZ/WIPeter Maydell1-2/+3
2017-07-11ARM: KVM: Enable in-kernel timers with user space gicAlexander Graf1-0/+7
2017-03-09hw/intc/arm_gic: modernise the DPRINTFAlex Bennée1-4/+9
2017-02-28arm: gic: Remove references to NVICMichael Davidsaver1-26/+5
2016-11-07nvic: set pending status for not active interruptsMarcin Krzeminski1-2/+20
2016-06-06hw/intc/gic: RAZ/WI non-sec access to sec interruptsJens Wiklander1-6/+62
2016-05-19hw: explicitly include qemu/log.hPaolo Bonzini1-0/+1
2016-05-16hw/intc/arm_gic: add tracepointsHollis Blanchard1-0/+12
2016-03-22include/qemu/osdep.h: Don't include qapi/error.hMarkus Armbruster1-0/+1
2016-03-04hw/intc/arm_gic.c: Implement GICv2 GICC_DIRPeter Maydell1-1/+44
2016-01-29arm: Clean up includesPeter Maydell1-0/+1
2016-01-21arm_gic: Update ID registers based on revisionAlistair Francis1-5/+30
2015-11-19hw/arm_gic: Correctly restore nested irq priorityFrançois Baldassari1-2/+2
2015-11-10hw/intc/arm_gic: Remove the definition of NUM_CPUWei Huang1-5/+3
2015-09-11maint: remove double semicolons in many filesDaniel P. Berrange1-1/+1
2015-09-08hw/intc/arm_gic: Actually set the active bits for active interruptsPeter Maydell1-0/+2
generated by cgit v1.1 at 2024-12-28 22:23:58 +0000