index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
intc
/
allwinner-a10-pic.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-06-19
hw/intc/allwinner-a10-pic: Handle IRQ levels other than 0 or 1
Peter Maydell
1
-1
/
+1
2023-05-02
hw/intc/allwinner-a10-pic: Don't use set_bit()/clear_bit()
Peter Maydell
1
-5
/
+2
2019-08-16
Clean up inclusion of sysemu/sysemu.h
Markus Armbruster
1
-1
/
+0
2019-08-16
Include migration/vmstate.h less
Markus Armbruster
1
-0
/
+1
2019-08-16
Include hw/irq.h a lot less
Markus Armbruster
1
-0
/
+1
2019-06-12
Include qemu/module.h where needed, drop it from qemu-common.h
Markus Armbruster
1
-0
/
+1
2019-03-07
hw: Remove unused 'hw/devices.h' include
Philippe Mathieu-Daudé
1
-1
/
+0
2016-05-19
hw: explicitly include qemu/log.h
Paolo Bonzini
1
-0
/
+1
2016-01-29
arm: Clean up includes
Peter Maydell
1
-0
/
+1
2015-04-28
Convert ffs() != 0 callers to ctz32()
Stefan Hajnoczi
1
-4
/
+4
2014-05-13
hw/intc/allwinner-a10-pic: Add missing 'break'
Peter Maydell
1
-0
/
+1
2014-05-13
savevm: Remove all the unneeded version_minimum_id_old (arm)
Juan Quintela
1
-1
/
+0
2014-04-17
allwinner-a10-pic: fix behaviour of pending register
Beniamino Galvani
1
-1
/
+7
2014-04-17
allwinner-a10-pic: set vector address when an interrupt is pending
Beniamino Galvani
1
-4
/
+10
2013-12-17
hw/intc: add allwinner A10 interrupt controller
liguang
1
-0
/
+200