| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2024-09-19 | hw/char/stm32l4x5_usart.c: Enable USART ACK bit response | Jacob Abrams | 1 | -0/+16 |
| 2024-05-28 | hw/char: Correct STM32L4x5 usart register CR2 field ADD_0 size | Inès Varhol | 1 | -1/+1 |
| 2024-04-30 | hw/char/stm32l4x5_usart: Fix memory corruption by adding correct class_size | Thomas Huth | 1 | -0/+1 |
| 2024-04-25 | hw/char/stm32l4x5_usart: Add options for serial parameters setting | Arnaud Minier | 1 | -0/+98 |
| 2024-04-25 | hw/char/stm32l4x5_usart: Enable serial read and write | Arnaud Minier | 1 | -0/+143 |
| 2024-04-25 | hw/char: Implement STM32L4x5 USART skeleton | Arnaud Minier | 1 | -0/+396 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |