aboutsummaryrefslogtreecommitdiff
path: root/hw/arm/smmuv3.c
AgeCommit message (Expand)AuthorFilesLines
2024-07-18hw/arm/smmu: Refactor SMMU OASMostafa Saleh1-7/+28
2024-07-18hw/arm/smmuv3: Support and advertise nestingMostafa Saleh1-9/+26
2024-07-18hw/arm/smmuv3: Handle translation faults according to SMMUPTWEventInfoMostafa Saleh1-7/+8
2024-07-18hw/arm/smmuv3: Support nested SMMUs in smmuv3_notify_iova()Mostafa Saleh1-14/+25
2024-07-18hw/arm/smmu: Support nesting in the rest of commandsMostafa Saleh1-2/+26
2024-07-18hw/arm/smmu: Introduce smmu_iotlb_inv_asid_vmidMostafa Saleh1-1/+1
2024-07-18hw/arm/smmu: Support nesting in smmuv3_range_inval()Mostafa Saleh1-7/+16
2024-07-18hw/arm/smmu-common: Support nested translationMostafa Saleh1-0/+14
2024-07-18hw/arm/smmuv3: Translate CD and TT using stage-2 tableMostafa Saleh1-17/+103
2024-07-18hw/arm/smmu: Introduce CACHED_ENTRY_TO_ADDRMostafa Saleh1-2/+1
2024-07-18hw/arm/smmu: Consolidate ASID and VMID typesMostafa Saleh1-2/+2
2024-07-18hw/arm/smmu: Split smmuv3_translate()Mostafa Saleh1-120/+74
2024-07-18hw/arm/smmu: Use enum for SMMU stageMostafa Saleh1-8/+9
2024-07-18hw/arm/smmuv3: Fix encoding of CLASS in eventsMostafa Saleh1-1/+7
2024-07-18hw/arm/smmu: Fix IPA for stage-2 eventsMostafa Saleh1-0/+4
2024-07-01hw/arm/smmu-common: Replace smmu_iommu_mr with smmu_find_sdevNicolin Chen1-8/+4
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell1-2/+2
2024-02-15hw/arm/smmuv3: add support for stage 1 access faultLuc Michel1-0/+1
2024-02-13hw/arm/smmuv3: Consolidate the use of device_class_set_parent_realize()Zhao Liu1-2/+2
2023-12-29hw/arm: Constify VMStateRichard Henderson1-4/+4
2023-10-19hw/arm/smmuv3: Advertise SMMUv3.1-XNX featurePeter Maydell1-0/+4
2023-10-19hw/arm/smmuv3: Sort ID register setting into field orderPeter Maydell1-2/+2
2023-09-29hw/arm/smmuv3.c: Avoid shadowing variablePeter Maydell1-2/+2
2023-07-25hw/arm/smmu: Handle big-endian hosts correctlyPeter Maydell1-8/+31
2023-05-30hw/arm/smmuv3: Add knob to choose translation stage and enable stage-2Mostafa Saleh1-10/+22
2023-05-30hw/arm/smmuv3: Add stage-2 support in iova notifierMostafa Saleh1-13/+26
2023-05-30hw/arm/smmuv3: Add CMDs related to stage-2Mostafa Saleh1-8/+47
2023-05-30hw/arm/smmuv3: Add VMID to TLB taggingMostafa Saleh1-3/+9
2023-05-30hw/arm/smmuv3: Make TLB lookup work for stage-2Mostafa Saleh1-11/+33
2023-05-30hw/arm/smmuv3: Parse STE config for stage-2Mostafa Saleh1-7/+175
2023-05-30hw/arm/smmuv3: Refactor stage-1 PTWMostafa Saleh1-0/+2
2023-02-16hw/arm/smmuv3: Add GBPA registerMostafa Saleh1-1/+42
2022-12-15hw/arm: Convert TYPE_ARM_SMMUV3 to 3-phase resetPeter Maydell1-4/+8
2022-04-28hw/arm/smmuv3: Advertise support for SMMUv3.2-BBML2Peter Maydell1-0/+1
2022-04-28hw/arm/smmuv3: Add space in guest error messageJean-Philippe Brucker1-1/+1
2022-04-28hw/arm/smmuv3: Cache event fault recordJean-Philippe Brucker1-7/+7
2022-04-22hw/arm/smmuv3: Pass the actual perm to returned IOMMUTLBEntry in smmuv3_trans...Xiang Chen1-1/+1
2022-02-08hw/arm/smmuv3: Fix device resetEric Auger1-0/+6
2021-12-30dma: Let dma_memory_read/write() take MemTxAttrs argumentPhilippe Mathieu-Daudé1-5/+9
2021-05-25hw/arm/smmuv3: Another range invalidation fixEric Auger1-24/+26
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth1-1/+0
2021-04-30hw/arm/smmuv3: Support 16K translation granuleKunkun Jiang1-2/+4
2021-04-12hw/arm/smmuv3: Emulate CFGI_STE_RANGE for an aligned range of StreamIDsZenghui Yu1-4/+8
2021-03-12hw/arm/smmuv3: Fix SMMU_CMD_CFGI_STE_RANGE handlingEric Auger1-14/+20
2021-03-12hw/arm/smmuv3: Enforce invalidation on a power of two rangeEric Auger1-4/+20
2021-02-05vhost: Unbreak SMMU and virtio-iommu on dev-iotlb supportPeter Xu1-0/+5
2021-02-02hw/arm/smmuv3: Fix addr_mask for range-based invalidationZenghui Yu1-1/+3
2020-12-08memory: Add IOMMUTLBEventEugenio Pérez1-6/+7
2020-12-08memory: Rename memory_region_notify_one to memory_region_notify_iommu_oneEugenio Pérez1-1/+1
2020-11-02hw/arm/smmuv3: Fix potential integer overflow (CID 1432363)Philippe Mathieu-Daudé1-1/+2