aboutsummaryrefslogtreecommitdiff
path: root/hw/arm/smmuv3-internal.h
AgeCommit message (Expand)AuthorFilesLines
2023-10-19hw/arm/smmuv3: Update ID register bit field definitionsPeter Maydell1-0/+38
2023-09-29hw/arm/smmuv3-internal.h: Don't use locals in statement macrosPeter Maydell1-29/+14
2023-05-30hw/arm/smmuv3: Parse STE config for stage-2Mostafa Saleh1-3/+7
2023-05-30hw/arm/smmuv3: Add missing fields for IDR0Mostafa Saleh1-0/+2
2023-02-16hw/arm/smmuv3: Add GBPA registerMostafa Saleh1-0/+7
2022-04-28hw/arm/smmuv3: Advertise support for SMMUv3.2-BBML2Peter Maydell1-0/+1
2022-04-28hw/arm/smmuv3: Cache event fault recordJean-Philippe Brucker1-1/+0
2021-07-27hw/arm/smmuv3: Check 31st bit to see if CD is validJoe Komlodi1-1/+1
2021-03-30hw/arm/smmuv3: Drop unused CDM_VALID() and is_cd_valid()Zenghui Yu1-7/+0
2020-12-10hw/arm/smmuv3: Fix up L1STD_SPAN decodingKunkun Jiang1-1/+1
2020-08-24hw/arm/smmuv3: Advertise SMMUv3.2 range invalidationEric Auger1-0/+1
2020-08-24hw/arm/smmuv3: Support HAD and advertise SMMUv3.1 supportEric Auger1-0/+2
2020-08-24hw/arm/smmuv3: Let AIDR advertise SMMUv3.0 supportEric Auger1-0/+1
2020-08-24hw/arm/smmuv3: Fix IIDR offsetEric Auger1-1/+1
2020-08-24hw/arm/smmuv3: Get prepared for range invalidationEric Auger1-0/+4
2019-12-20hw/arm/smmuv3: Use correct bit positions in EVT_SET_ADDR2 macroSimon Veith1-2/+2
2019-12-20hw/arm/smmuv3: Correct SMMU_BASE_ADDR_MASK valueSimon Veith1-1/+1
2019-09-03hw/arm/smmuv3: Remove spurious error messages on IOVA invalidationsEric Auger1-0/+1
2019-05-13Clean up header guards that don't match their file nameMarkus Armbruster1-2/+2
2018-09-25hw/arm/smmuv3: fix eventq recording and IRQ triggerringEric Auger1-13/+13
2018-06-26hw/arm/smmuv3: Fix translate error handlingJia He1-2/+10
2018-05-04hw/arm/smmuv3: Implement translate callbackEric Auger1-0/+160
2018-05-04hw/arm/smmuv3: Event queue recording helperEric Auger1-2/+146
2018-05-04hw/arm/smmuv3: Implement MMIO write operationsEric Auger1-5/+3
2018-05-04hw/arm/smmuv3: Queue helpersEric Auger1-0/+163
2018-05-04hw/arm/smmuv3: Wired IRQ and GERROR helpersEric Auger1-0/+14
2018-05-04hw/arm/smmuv3: SkeletonPrem Mallappa1-0/+142