aboutsummaryrefslogtreecommitdiff
path: root/hw/arm/aspeed_ast2600.c
AgeCommit message (Expand)AuthorFilesLines
2022-05-25hw: aspeed: Introduce common UART init functionPeter Delevoryas1-5/+2
2022-05-25hw: aspeed: Add uarts_num SoC attributePeter Delevoryas1-0/+1
2022-05-25hw: aspeed: Add missing UART'sPeter Delevoryas1-0/+19
2022-05-25aspeed: Introduce a get_irq AspeedSoCClass methodCédric Le Goater1-2/+3
2022-05-02aspeed: Add eMMC Boot Controller stubJoel Stanley1-0/+6
2022-03-08aspeed/smc: Remove 'num_cs' fieldCédric Le Goater1-2/+0
2022-02-26ast2600: Add Secure Boot Controller modelJoel Stanley1-0/+9
2022-01-28hw/arm: ast2600: Fix address mapping of second SPI controllerCédric Le Goater1-1/+1
2022-01-20hw/arm/aspeed: Add the i3c device to the AST2600 SoCTroy Lee1-0/+16
2022-01-07Add dummy Aspeed AST2600 Display Port MCU (DPMCU)Troy Lee1-0/+8
2021-10-12hw/arm: Integrate ADC model into Aspeed SoCAndrew Jeffery1-0/+11
2021-10-12aspeed/i2c: QOMify AspeedI2CBusCédric Le Goater1-5/+2
2021-10-12aspeed/smc: Drop AspeedSMCController structureCédric Le Goater1-2/+2
2021-09-20hw/arm/aspeed: Allow machine to set UART defaultPeter Delevoryas1-4/+4
2021-09-20aspeed: Emulate the AST2600A3Joel Stanley1-3/+3
2021-05-05Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.1-pul...Peter Maydell1-3/+0
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth1-1/+0
2021-05-02Do not include cpu.h if it's not really necessaryThomas Huth1-1/+0
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth1-1/+0
2021-05-01hw/misc/aspeed_xdma: Add AST2600 supportCédric Le Goater1-1/+2
2021-05-01aspeed: Integrate HACEJoel Stanley1-0/+15
2021-05-01aspeed/smc: Remove unused "sdram-base" propertyCédric Le Goater1-4/+0
2021-03-09hw/misc: Model KCS devices in the Aspeed LPC controllerAndrew Jeffery1-1/+27
2021-03-09hw/misc: Add a basic Aspeed LPC controller modelCédric Le Goater1-0/+10
2021-03-09hw/arm: ast2600: Correct the iBT interrupt IDAndrew Jeffery1-1/+1
2021-03-09hw/arm: ast2600: Set AST2600_MAX_IRQ to value from datasheetAndrew Jeffery1-1/+1
2021-03-09hw/arm: ast2600: Force a multiple of 32 of IRQs for the GICAndrew Jeffery1-2/+2
2021-03-09arm/ast2600: Fix SMP booting with -kernelJoel Stanley1-7/+0
2021-02-11arm: Update infocenter.arm.com URLsPeter Maydell1-1/+1
2020-12-10ast2600: SRAM is 89KBJoel Stanley1-1/+1
2020-09-18hw/arm/aspeed: Map the UART5 device unconditionallyPhilippe Mathieu-Daudé1-5/+3
2020-08-27aspeed_soc: Rename memmap/irqmap enum constantsEduardo Habkost1-104/+104
2020-07-10error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster1-36/+18
2020-07-10qom: Use returned bool to check for failure, Coccinelle partMarkus Armbruster1-3/+2
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster1-28/+26
2020-07-10qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster1-34/+17
2020-07-02aspeed: Fix realize error API violationMarkus Armbruster1-2/+3
2020-07-02hw/arm: Drop useless object_property_set_link() error handlingMarkus Armbruster1-15/+5
2020-07-02aspeed: Clean up roundabout error propagationMarkus Armbruster1-6/+4
2020-06-15qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster1-1/+1
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 4Markus Armbruster1-6/+4
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster1-50/+39
2020-06-15sysbus: Drop useless OBJECT() in sysbus_init_child_obj() callsMarkus Armbruster1-22/+17
2020-06-15qom: Less verbose object_initialize_child()Markus Armbruster1-3/+1
2020-06-15arm/aspeed: Rework NIC attachmentCédric Le Goater1-2/+1
2020-06-15arm/aspeed: Compute the number of CPUs from the SoC definitionCédric Le Goater1-13/+7
2020-05-15qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster1-7/+6
2020-05-11aspeed: Support AST2600A1 silicon revisionJoel Stanley1-3/+3
2020-03-23aspeed/smc: Fix DMA support for AST2600Cédric Le Goater1-0/+6
2020-02-13hw/arm: ast2600: Wire up EHCI controllersGuenter Roeck1-0/+23