index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
arm
/
aspeed_ast10x0.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-03-25
aspeed: Make the ast1030-a1 SoC not user creatable
Cédric Le Goater
1
-0
/
+2
2024-02-27
aspeed: introduce a new UART0 device name
Jamin Lin
1
-0
/
+1
2024-02-01
hw/arm/aspeed: Check for CPU types in machine_run_board_init()
Philippe Mathieu-Daudé
1
-1
/
+5
2024-02-01
hw/arm/aspeed: Introduce aspeed_soc_cpu_type() helper
Philippe Mathieu-Daudé
1
-1
/
+1
2023-10-25
hw/arm/aspeed: Move AspeedSoCState::armv7m to Aspeed10x0SoCState
Philippe Mathieu-Daudé
1
-12
/
+15
2023-10-25
hw/arm/aspeed: Introduce TYPE_ASPEED10X0_SOC
Philippe Mathieu-Daudé
1
-13
/
+13
2023-02-07
hw/arm/aspeed_ast10x0: Add TODO comment to use Cortex-M4F
Philippe Mathieu-Daudé
1
-1
/
+1
2023-02-07
hw/arm/aspeed_ast10x0: Map HACE peripheral
Philippe Mathieu-Daudé
1
-0
/
+15
2023-02-07
hw/arm/aspeed_ast10x0: Map the secure SRAM
Philippe Mathieu-Daudé
1
-1
/
+10
2023-02-07
hw/arm/aspeed_ast10x0: Map I3C peripheral
Philippe Mathieu-Daudé
1
-0
/
+16
2023-02-07
hw/arm/aspeed_ast10x0: Add various unimplemented peripherals
Philippe Mathieu-Daudé
1
-0
/
+35
2023-02-07
hw/watchdog/wdt_aspeed: Rename MMIO region size as 'iosize'
Philippe Mathieu-Daudé
1
-2
/
+2
2022-07-14
aspeed: Refactor UART init for multi-SoC machines
Peter Delevoryas
1
-1
/
+7
2022-07-14
aspeed: Create SRAM name from first CPU index
Peter Delevoryas
1
-1
/
+4
2022-06-30
hw/misc/aspeed: Add PECI controller
Peter Delevoryas
1
-0
/
+13
2022-06-30
aspeed: Map unimplemented devices in SoC memory
Peter Delevoryas
1
-6
/
+10
2022-06-30
aspeed: Remove usage of sysbus_mmio_map
Peter Delevoryas
1
-12
/
+13
2022-06-30
aspeed: Add memory property to Aspeed SoC
Peter Delevoryas
1
-3
/
+2
2022-06-22
aspeed: Add I2C buses to AST1030 model
Troy Lee
1
-0
/
+18
2022-05-25
hw/gpio: Add ASPEED GPIO model for AST1030
Jamin Lin
1
-0
/
+11
2022-05-25
hw: aspeed: Introduce common UART init function
Peter Delevoryas
1
-5
/
+2
2022-05-25
hw: aspeed: Ensure AST1030 respects uart-default
Peter Delevoryas
1
-3
/
+3
2022-05-25
hw: aspeed: Add uarts_num SoC attribute
Peter Delevoryas
1
-0
/
+1
2022-05-25
hw: aspeed: Add missing UART's
Peter Delevoryas
1
-0
/
+24
2022-05-25
aspeed: Introduce a get_irq AspeedSoCClass method
Cédric Le Goater
1
-2
/
+3
2022-05-02
aspeed/soc : Add AST1030 support
Steven Lee
1
-0
/
+299