aboutsummaryrefslogtreecommitdiff
path: root/disas
AgeCommit message (Expand)AuthorFilesLines
2024-10-07disas: Remove CRIS disassemblerPhilippe Mathieu-Daudé2-2864/+0
2024-07-18disas/riscv: Add decode for Zawrs extensionBalaji Ravikumar1-0/+6
2024-07-18disas/riscv: Support zabha disassembleLIU Zhiwei1-0/+60
2024-07-18disas/riscv: Support zcmop disassembleLIU Zhiwei1-0/+23
2024-07-18disas/riscv: Support zimop disassembleLIU Zhiwei1-0/+98
2024-06-05disas/riscv: Use GString in format_instRichard Henderson1-117/+92
2024-06-05disas/microblaze: Split get_field_specialRichard Henderson1-81/+61
2024-06-05disas/microblaze: Print registers directly with PRIrfslRichard Henderson1-17/+5
2024-06-05disas/microblaze: Print immediates directly with PRIimmRichard Henderson1-50/+11
2024-06-05disas/microblaze: Print registers directly with PRIregRichard Henderson1-31/+23
2024-06-05disas/microblaze: Merge op->name output into each fprintfRichard Henderson1-40/+40
2024-06-05disas/microblaze: Re-indent print_insn_microblazeRichard Henderson1-123/+142
2024-06-05disas/microblaze: Split out print_immval_addrRichard Henderson1-60/+29
2024-06-04Merge tag 'hw-misc-accel-20240604' of https://github.com/philmd/qemu into sta...Richard Henderson2-10/+17
2024-06-04disas/microblaze: Replace sprintf() by snprintf()Philippe Mathieu-Daudé1-9/+16
2024-06-04disas/m68k: Replace sprintf() by snprintf()Philippe Mathieu-Daudé1-1/+1
2024-06-03disas/riscv: Decode all of the pmpcfg and pmpaddr CSRsAlistair Francis1-1/+64
2024-05-15disas: Use translator_st to get disassembly dataRichard Henderson3-16/+32
2024-05-15disas: Split disas.cRichard Henderson7-340/+378
2024-04-26exec: Declare target_words_bigendian() in 'exec/tswap.h'Philippe Mathieu-Daudé1-0/+1
2024-04-24target/nios2: Remove the deprecated Nios II targetPhilippe Mathieu-Daudé2-3515/+0
2024-04-08nanomips: fix warnings with GCC 14Paolo Bonzini1-97/+97
2024-03-29disas: Show opcodes for target_disas and monitor_disasRichard Henderson2-0/+2
2024-03-06target/riscv: honour show_opcodes when disassemblingAlex Bennée1-13/+15
2024-03-06disas/hppa: honour show_opcodesAlex Bennée1-3/+5
2024-03-06disas: introduce show_opcodesAlex Bennée1-0/+1
2024-02-11disas/hppa: Add disassembly for qemu specific instructionsHelge Deller1-0/+4
2024-01-30disas/riscv: Clean up includesPeter Maydell3-1/+2
2024-01-10disas/riscv: Add amocas.[w,d,q] instructionsRob Bradford1-0/+9
2023-11-24disas/cris: Pass buffer size to format_dec() to avoid overflow warningPhilippe Mathieu-Daudé1-10/+16
2023-11-17disas/hppa: Show hexcode of instruction along with disassemblyHelge Deller1-1/+5
2023-11-07disas/riscv: Replace TABs with spaceMax Chou1-3/+3
2023-11-07disas/riscv: Add support for vector crypto extensionsMax Chou1-0/+137
2023-11-07disas/riscv: Add rv_codec_vror_vi for vror.viMax Chou2-1/+14
2023-11-07disas/riscv: Add rv_fmt_vd_vs2_uimm formatMax Chou1-0/+1
2023-10-12disas/riscv: Fix the typo of inverted order of pmpaddr13 and pmpaddr14Alvin Chang1-2/+2
2023-09-29disas/m68k: clean up local variable shadowingLaurent Vivier1-4/+4
2023-07-19riscv/disas: Fix disas output of upper immediatesChristoph Müllner2-3/+18
2023-07-10riscv: Add support for the Zfa extensionChristoph Müllner2-0/+142
2023-07-10target/riscv: Add disas support for BF16 extensionsWeiwei Li1-0/+44
2023-07-10disas/riscv: Add support for XThead* instructionsChristoph Müllner5-0/+817
2023-07-10disas/riscv: Add support for XVentanaCondOpsChristoph Müllner4-1/+67
2023-07-10disas/riscv: Provide infrastructure for vendor extensionsChristoph Müllner1-2/+26
2023-07-10disas/riscv: Encapsulate opcode_data into decodeChristoph Müllner2-17/+25
2023-07-10disas/riscv: Make rv_op_illegal a shared enum valueChristoph Müllner2-1/+5
2023-07-10disas/riscv: Move types/constants to new header fileChristoph Müllner2-269/+283
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé1-1/+1
2023-06-13disas/riscv.c: Remove redundant parenthesesWeiwei Li1-109/+110
2023-06-13disas/riscv.c: Fix lines with over 80 charactersWeiwei Li1-61/+140
2023-06-13disas/riscv.c: Remove unused decomp_rv32/64 value for vector instructionsWeiwei Li1-370/+370