aboutsummaryrefslogtreecommitdiff
path: root/disas/mips.c
AgeCommit message (Expand)AuthorFilesLines
2016-07-18disas: Remove unused macro '_'Lluís Vilanova1-25/+25
2016-02-26target-mips: implement R6 multi-threadingYongbok Kim1-0/+4
2016-01-23mips: Clean up includesPeter Maydell1-0/+1
2015-10-19disas/mips: Add R6 jr/jr.hb to disassemblerJames Hogan1-0/+2
2015-07-15disas/mips: fix disassembling R6 instructionsYongbok Kim1-6/+6
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae1-0/+2
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae1-0/+1
2014-12-16disas/mips: disable unused mips16_to_32_reg_map[]Leon Alrae1-1/+2
2014-12-16disas/mips: remove unused mips_msa_control_names_numeric[32]Leon Alrae1-7/+0
2014-11-03disas/mips.c: disassemble MSA instructionsYongbok Kim1-2/+714
2014-11-03target-mips: add TLBINV supportLeon Alrae1-0/+2
2014-10-14target-mips: remove JR, BLTZAL, BGEZAL and add NAL, BAL instructionsYongbok Kim1-0/+2
2014-10-14target-mips: add new Floating Point Comparison instructionsYongbok Kim1-0/+44
2014-10-14target-mips: add new Floating Point instructionsLeon Alrae1-0/+22
2014-10-14target-mips: add AUI, LSA and PCREL instruction familiesLeon Alrae1-3/+39
2014-10-13target-mips: add compact and CP1 branchesYongbok Kim1-3/+64
2014-10-13target-mips: add ALIGN, DALIGN, BITSWAP and DBITSWAP instructionsYongbok Kim1-0/+4
2014-10-13target-mips: move CLO, DCLO, CLZ, DCLZ, SDBBP and free special2 in R6Leon Alrae1-0/+5
2014-10-13target-mips: redefine Integer Multiply and Divide instructionsLeon Alrae1-0/+16
2014-10-13target-mips: move PREF, CACHE, LLD and SCD instructionsLeon Alrae1-0/+4
2014-10-13target-mips: move LL and SC instructionsLeon Alrae1-1/+8
2014-10-13target-mips: add SELEQZ and SELNEZ instructionsLeon Alrae1-0/+8
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-0/+4873
generated by cgit v1.1 at 2024-11-01 09:35:45 +0000