index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
bsd-user
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2022-05-11
Clean up ill-advised or unusual header guards
Markus Armbruster
9
-27
/
+31
2022-05-11
Clean up header guards that don't match their file name
Markus Armbruster
1
-3
/
+3
2022-02-26
bsd-user: introduce target.h
Warner Losh
1
-0
/
+21
2022-02-26
bsd-user/arm/target_arch_thread.h: Assume a FreeBSD target
Warner Losh
1
-3
/
+1
2022-02-26
bsd-user/arm/target_arch_cpu.h: Only support FreeBSD sys calls
Warner Losh
1
-73
/
+66
2022-01-30
bsd-user: Rename arg name for target_cpu_reset to env
Warner Losh
1
-1
/
+1
2022-01-28
bsd-user/arm/target_arch_cpu.h: Implement data faults
Warner Losh
1
-10
/
+35
2022-01-28
bsd-user/arm/target_arch_cpu.h: Use force_sig_fault for EXCP_UDEF
Warner Losh
1
-12
/
+13
2022-01-28
bsd-user/arm/target_arch_cpu.h: Correct code pointer
Warner Losh
1
-1
/
+1
2022-01-28
bsd-user/arm/arget_arch_cpu.h: Move EXCP_DEBUG and EXCP_BKPT together
Warner Losh
1
-20
/
+2
2022-01-28
bsd-user/signal-common.h: Move signal functions prototypes to here
Warner Losh
1
-0
/
+1
2022-01-28
bsd-user/arm/target_arch_cpu.h: Move EXCP_ATOMIC to match linux-user
Warner Losh
1
-3
/
+3
2022-01-28
bsd-user/arm/signal.c: get_mcontext should zero vfp data
Warner Losh
1
-0
/
+9
2022-01-28
bsd-user/arm/signal.c: Implement setup_sigframe_arch for arm
Warner Losh
1
-17
/
+33
2022-01-07
bsd-user/arm/signal.c: arm get_ucontext_sigreturn
Warner Losh
1
-0
/
+9
2022-01-07
bsd-user/arm/signal.c: arm set_mcontext
Warner Losh
1
-0
/
+76
2022-01-07
bsd-user/arm/signal.c: arm get_mcontext
Warner Losh
1
-0
/
+51
2022-01-07
bsd-user/arm/signal.c: arm set_sigtramp_args
Warner Losh
1
-0
/
+60
2022-01-07
bsd-user/arm/target_arch_signal.h: Define size of *context_t
Warner Losh
1
-0
/
+3
2022-01-07
bsd-user/arm/target_arch_signal.h: arm machine context and trapframe for signals
Warner Losh
1
-0
/
+28
2022-01-07
bsd-user/arm/target_arch_signal.h: arm specific signal registers and stack
Warner Losh
1
-0
/
+57
2022-01-07
bsd-user/arm/target_arch_elf.h: arm get_hwcap2 impl
Warner Losh
1
-0
/
+22
2022-01-07
bsd-user/arm/target_arch_elf.h: arm get hwcap
Warner Losh
1
-1
/
+71
2022-01-07
bsd-user/arm/target_arch_elf.h: arm defines for ELF
Warner Losh
1
-0
/
+36
2022-01-07
bsd-user/arm/target_arch_thread.h: Routines to create and switch to a thread
Warner Losh
1
-0
/
+82
2022-01-07
bsd-user/arm/target_arch_sigtramp.h: Signal Trampoline for arm
Warner Losh
1
-0
/
+49
2022-01-07
bsd-user/arm/target_arch_vmparam.h: Parameters for arm address space
Warner Losh
1
-0
/
+48
2022-01-07
bsd-user/arm/target_arch_reg.h: Implement core dump register copying
Warner Losh
1
-0
/
+60
2022-01-07
bsd-user/arm/target_arch_cpu.h: Implement system call dispatch
Warner Losh
1
-0
/
+94
2022-01-07
bsd-user/arm/target_arch_cpu.h: Implement data abort exceptions
Warner Losh
1
-0
/
+11
2022-01-07
bsd-user/arm/target_arch_cpu.h: Implement trivial EXCP exceptions
Warner Losh
1
-0
/
+33
2022-01-07
bsd-user/arm/target_arch_cpu.h: Dummy target_cpu_loop implementation
Warner Losh
1
-0
/
+22
2022-01-07
bsd-user/arm/target_arch_cpu.h: Implement target_cpu_clone_regs
Warner Losh
1
-0
/
+8
2022-01-07
bsd-user/arm/target_arch_cpu.h: CPU Loop definitions
Warner Losh
1
-0
/
+43
2022-01-07
bsd-user/arm/target_arch_cpu.c: Target specific TLS routines
Warner Losh
2
-0
/
+67
2022-01-07
bsd-user/arm/target_syscall.h: Add copyright and update name
Warner Losh
1
-4
/
+23
2022-01-07
bsd-user/arm/target_arch_sysarch.h: Use consistent include guards
Warner Losh
1
-3
/
+3
2021-01-11
bsd-user: move strace OS/arch dependent code to host/arch dirs
Stacey Son
2
-0
/
+114