aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-09-11vfio/migration: Allow migration of multiple P2P supporting devicesAvihai Horon1-8/+18
2023-09-11vfio/migration: Add P2P support for VFIO migrationAvihai Horon4-41/+105
2023-09-11vfio/migration: Refactor PRE_COPY and RUNNING state checksJoao Martins3-10/+24
2023-09-11qdev: Add qdev_add_vm_change_state_handler_full()Avihai Horon2-1/+16
2023-09-11sysemu: Add prepare callback to struct VMChangeStateEntryAvihai Horon2-0/+44
2023-09-11vfio/migration: Move from STOP_COPY to STOP in vfio_save_cleanup()Avihai Horon1-6/+13
2023-09-11target/riscv: don't read CSR in riscv_csrrw_do64Nikita Shubin1-9/+15
2023-09-11target/riscv: Align the AIA model to v1.0 ratified specTommy Wu1-2/+5
2023-09-11target/riscv/pmp.c: respect mseccfg.RLB for pmpaddrX changesLeon Schuermann1-0/+4
2023-09-11target/riscv: Allocate itrigger timers only onceAkihiko Odaki3-5/+21
2023-09-11target/riscv: Use accelerated helper for AES64KS1IArd Biesheuvel1-12/+5
2023-09-11linux-user/riscv: Add new extensions to hwprobeRobbin Ehn1-1/+13
2023-09-11hw/intc/riscv_aplic.c fix non-KVM --enable-debug buildDaniel Henrique Barboza3-6/+8
2023-09-11hw/riscv/virt.c: fix non-KVM --enable-debug buildDaniel Henrique Barboza1-3/+3
2023-09-11riscv: zicond: make non-experimentalVineet Gupta1-1/+1
2023-09-11target/riscv: fix satp_mode_finalize() when satp_mode.supported = 0Daniel Henrique Barboza1-3/+20
2023-09-11target/riscv: Update CSR bits name for svadu extensionWeiwei Li4-15/+15
2023-09-11hw/riscv: virt: Fix riscv,pmu DT node pathConor Dooley1-1/+1
2023-09-11target/riscv: select KVM AIA in riscv virt machineYong-Xuan Wang1-31/+63
2023-09-11target/riscv: update APLIC and IMSIC to support KVM AIAYong-Xuan Wang2-20/+61
2023-09-11target/riscv: Create an KVM AIA irqchipYong-Xuan Wang2-0/+190
2023-09-11target/riscv: check the in-kernel irqchip supportYong-Xuan Wang1-1/+9
2023-09-11target/riscv: support the AIA device emulation with KVM enabledYong-Xuan Wang1-153/+137
2023-09-11linux-user/riscv: Use abi type for target_ucontextLIU Zhiwei1-2/+2
2023-09-11hw/intc: Make rtc variable names consistentJason Chien1-3/+3
2023-09-11hw/intc: Fix upper/lower mtime write calculationJason Chien1-2/+3
2023-09-11target/riscv: Fix zfa fleq.d and fltq.dLIU Zhiwei1-2/+2
2023-09-11target/riscv: Add Zihintntl extension ISA string to DTSJason Chien2-0/+3
2023-09-11target/riscv: Implement WARL behaviour for mcountinhibit/mcounterenRob Bradford1-2/+9
2023-09-11target/riscv: Add Zvksed ISA extension supportMax Chou6-1/+184
2023-09-11crypto: Add SM4 constant parameter CKMax Chou2-0/+11
2023-09-11crypto: Create sm4_subwordMax Chou2-8/+10
2023-09-11target/riscv: Add Zvkg ISA extension supportNazar Kazakov6-2/+114
2023-09-11target/riscv: Add Zvksh ISA extension supportLawrence Hunter6-2/+177
2023-09-11target/riscv: Add Zvknh ISA extension supportKiran Ostrolenk6-3/+390
2023-09-11target/riscv: Add Zvkned ISA extension supportNazar Kazakov6-1/+381
2023-09-11target/riscv: Add Zvbb ISA extension supportDickon Hood6-0/+397
2023-09-11target/riscv: Refactor some of the generic vector functionalityKiran Ostrolenk2-42/+46
2023-09-11target/riscv: Refactor translation of vector-widening instructionDickon Hood1-29/+23
2023-09-11target/riscv: Move vector translation checksNazar Kazakov1-16/+12
2023-09-11target/riscv: Add Zvbc ISA extension supportLawrence Hunter8-1/+146
2023-09-11target/riscv: Remove redundant "cpu_vl == 0" checksNazar Kazakov1-30/+1
2023-09-11target/riscv: Refactor vector-vector translation macroKiran Ostrolenk1-30/+32
2023-09-11target/riscv: Refactor some of the generic vector functionalityKiran Ostrolenk4-200/+265
2023-09-11target/riscv: Use existing lookup tables for MixColumnsArd Biesheuvel3-32/+13
2023-09-11target/riscv: Fix page_check_range use in fault-only-firstLIU Zhiwei1-1/+1
2023-09-11target/riscv/cpu.c: add smepmp isa stringDaniel Henrique Barboza1-0/+1
2023-09-11target/riscv/cpu.c: add zmmul isa stringDaniel Henrique Barboza1-0/+1
2023-09-11hw/char/riscv_htif: Fix the console syscall on big endian hostsThomas Huth1-4/+5
2023-09-11hw/char/riscv_htif: Fix printing of console characters on big endian hostsThomas Huth1-1/+2
generated by cgit v1.1 at 2025-02-01 03:55:30 +0000