index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2020-02-27
target/riscv: Emulate TIME CSRs for privileged mode
Anup Patel
3
-4
/
+92
2020-02-27
riscv: virt: Allow PCI address 0
Bin Meng
1
-0
/
+1
2020-02-27
target/riscv: Allow enabling the Hypervisor extension
Alistair Francis
2
-0
/
+6
2020-02-27
target/riscv: Add the MSTATUS_MPV_ISSET helper macro
Alistair Francis
4
-4
/
+15
2020-02-27
target/riscv: Add support for the 32-bit MSTATUSH CSR
Alistair Francis
6
-0
/
+62
2020-02-27
target/riscv: Set htval and mtval2 on execptions
Alistair Francis
1
-0
/
+10
2020-02-27
target/riscv: Raise the new execptions when 2nd stage translation fails
Alistair Francis
1
-6
/
+18
2020-02-27
target/riscv: Implement second stage MMU
Alistair Francis
2
-19
/
+175
2020-02-27
target/riscv: Allow specifying MMU stage
Alistair Francis
1
-9
/
+28
2020-02-27
target/riscv: Respect MPRV and SPRV for floating point ops
Alistair Francis
1
-1
/
+15
2020-02-27
target/riscv: Mark both sstatus and msstatus_hs as dirty
Alistair Francis
1
-0
/
+13
2020-02-27
target/riscv: Disable guest FP support based on virtual status
Alistair Francis
1
-0
/
+3
2020-02-27
target/riscv: Only set TB flags with FP status if enabled
Alistair Francis
1
-1
/
+4
2020-02-27
target/riscv: Remove the hret instruction
Alistair Francis
2
-6
/
+0
2020-02-27
target/riscv: Add hfence instructions
Alistair Francis
2
-9
/
+54
2020-02-27
target/riscv: Add Hypervisor trap return support
Alistair Francis
1
-10
/
+52
2020-02-27
target/riscv: Add hypvervisor trap support
Alistair Francis
1
-10
/
+59
2020-02-27
target/riscv: Generate illegal instruction on WFI when V=1
Alistair Francis
1
-2
/
+3
2020-02-27
target/ricsv: Flush the TLB on virtulisation mode changes
Alistair Francis
1
-0
/
+5
2020-02-27
target/riscv: Add support for virtual interrupt setting
Alistair Francis
1
-5
/
+28
2020-02-27
target/riscv: Extend the SIP CSR to support virtulisation
Alistair Francis
1
-1
/
+12
2020-02-27
target/riscv: Extend the MIE CSR to support virtulisation
Alistair Francis
1
-4
/
+20
2020-02-27
target/riscv: Set VS bits in mideleg for Hyp extension
Alistair Francis
1
-0
/
+3
2020-02-27
target/riscv: Add virtual register swapping function
Alistair Francis
3
-0
/
+79
2020-02-27
target/riscv: Add Hypervisor machine CSRs accesses
Alistair Francis
1
-0
/
+27
2020-02-27
target/riscv: Add Hypervisor virtual CSRs accesses
Alistair Francis
1
-0
/
+116
2020-02-27
target/riscv: Add Hypervisor CSR access functions
Alistair Francis
1
-2
/
+134
2020-02-27
target/riscv: Dump Hypervisor registers if enabled
Alistair Francis
1
-0
/
+33
2020-02-27
target/riscv: Print priv and virt in disas log
Alistair Francis
1
-0
/
+8
2020-02-27
target/riscv: Fix CSR perm checking for HS mode
Alistair Francis
1
-4
/
+14
2020-02-27
target/riscv: Add the force HS exception mode
Alistair Francis
3
-0
/
+26
2020-02-27
target/riscv: Add the virtulisation mode
Alistair Francis
3
-0
/
+25
2020-02-27
target/riscv: Rename the H irqs to VS irqs
Alistair Francis
2
-9
/
+9
2020-02-27
target/riscv: Add support for the new execption numbers
Alistair Francis
4
-20
/
+37
2020-02-27
target/riscv: Add the Hypervisor CSRs to CPUState
Alistair Francis
3
-18
/
+48
2020-02-27
target/riscv: Add the Hypervisor extension
Alistair Francis
1
-0
/
+1
2020-02-27
target/riscv: Convert MIP CSR to target_ulong
Alistair Francis
2
-2
/
+2
2020-02-27
Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into staging
Peter Maydell
28
-83
/
+1562
2020-02-27
Merge remote-tracking branch 'remotes/ericb/tags/pull-nbd-2020-02-26' into st...
Peter Maydell
2
-15
/
+30
2020-02-27
Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-and-plugins-2...
Peter Maydell
17
-97
/
+235
2020-02-27
softmmu/vl.c: fix too slow TCG regression
Igor Mammedov
1
-25
/
+29
2020-02-27
Fixed assert in vhost_user_set_mem_table_postcopy
Raphael Norwitz
1
-1
/
+1
2020-02-27
vhost-user: only set slave channel for first vq
Adrian Moreno
1
-3
/
+5
2020-02-27
acpi: cpuhp: document CPHP_GET_CPU_ID_CMD command
Igor Mammedov
1
-0
/
+2
2020-02-27
libvhost-user: implement in-band notifications
Johannes Berg
2
-3
/
+114
2020-02-27
docs: vhost-user: add in-band kick/call messages
Johannes Berg
1
-18
/
+104
2020-02-27
libvhost-user: handle NOFD flag in call/kick/err better
Johannes Berg
1
-8
/
+16
2020-02-27
libvhost-user-glib: use g_main_context_get_thread_default()
Johannes Berg
1
-1
/
+1
2020-02-27
libvhost-user-glib: fix VugDev main fd cleanup
Johannes Berg
3
-7
/
+15
2020-02-27
libvhost-user: implement VHOST_USER_PROTOCOL_F_REPLY_ACK
Johannes Berg
1
-2
/
+10
[next]