index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-28
build: make check-block a meson test
Paolo Bonzini
6
-32
/
+58
2022-01-28
scripts/mtest2make: add support for SPEED=thorough
Paolo Bonzini
2
-5
/
+10
2022-01-28
check-block.sh: passthrough -jN flag of make to -j N flag of check
Vladimir Sementsov-Ogievskiy
1
-1
/
+8
2022-01-28
meson: Use find_program() to resolve the entitlement.sh script
Philippe Mathieu-Daudé
1
-6
/
+3
2022-01-27
exec/cpu: Make host pages variables / macros 'target agnostic'
Philippe Mathieu-Daudé
2
-9
/
+9
2022-01-27
meson.build: Use a function from libfdt 1.5.1 for the library check
Thomas Huth
1
-1
/
+1
2022-01-27
intc: Unexport InterruptStatsProviderClass-related functions
Bernhard Beschow
4
-8
/
+4
2022-01-27
docker: add msitools to Fedora/mingw cross
Marc-André Lureau
2
-0
/
+2
2022-01-27
build-sys: fix undefined ARCH error
Marc-André Lureau
1
-1
/
+1
2022-01-27
build-sys: fix a meson deprecation warning
Marc-André Lureau
1
-1
/
+1
2022-01-22
Merge remote-tracking branch 'remotes/jsnow-gitlab/tags/python-pull-request' ...
Peter Maydell
24
-90
/
+151
2022-01-21
scripts/render-block-graph: switch to AQMP
John Snow
1
-5
/
+3
2022-01-21
scripts/cpu-x86-uarch-abi: switch to AQMP
John Snow
1
-2
/
+2
2022-01-21
scripts/cpu-x86-uarch-abi: fix CLI parsing
John Snow
1
-2
/
+1
2022-01-21
python: move qmp-shell under the AQMP package
John Snow
4
-3
/
+3
2022-01-21
python: move qmp utilities to python/qemu/utils
John Snow
11
-14
/
+14
2022-01-21
python/qmp: switch qmp-shell to AQMP
John Snow
2
-14
/
+20
2022-01-21
python/qmp: switch qom tools to AQMP
John Snow
3
-8
/
+11
2022-01-21
python/qmp: switch qemu-ga-client to AQMP
John Snow
1
-11
/
+11
2022-01-21
python/qemu-ga-client: don't use deprecated CLI syntax in usage comment
John Snow
1
-1
/
+1
2022-01-21
python/aqmp: rename AQMPError to QMPError
John Snow
6
-21
/
+21
2022-01-21
python/aqmp: add SocketAddrT to package root
John Snow
1
-1
/
+9
2022-01-21
python/aqmp: copy type definitions from qmp
John Snow
2
-8
/
+30
2022-01-21
python/aqmp: handle asyncio.TimeoutError on execute()
John Snow
1
-2
/
+6
2022-01-21
python/aqmp: add __del__ method to legacy interface
John Snow
1
-0
/
+18
2022-01-21
python/aqmp: fix docstring typo
John Snow
1
-1
/
+1
2022-01-21
python: use avocado's "new" runner
John Snow
1
-1
/
+1
2022-01-21
python: pin setuptools below v60.0.0
John Snow
2
-0
/
+3
2022-01-21
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20220...
Peter Maydell
42
-356
/
+1608
2022-01-21
target/riscv: Relax UXL field for debugging
LIU Zhiwei
1
-4
/
+4
2022-01-21
target/riscv: Enable uxl field write
LIU Zhiwei
2
-6
/
+25
2022-01-21
target/riscv: Set default XLEN for hypervisor
LIU Zhiwei
1
-0
/
+10
2022-01-21
target/riscv: Adjust scalar reg in vector with XLEN
LIU Zhiwei
1
-1
/
+1
2022-01-21
target/riscv: Adjust vector address with mask
LIU Zhiwei
1
-10
/
+15
2022-01-21
target/riscv: Fix check range for first fault only
LIU Zhiwei
1
-2
/
+2
2022-01-21
target/riscv: Remove VILL field in VTYPE
LIU Zhiwei
1
-1
/
+0
2022-01-21
target/riscv: Adjust vsetvl according to XLEN
LIU Zhiwei
2
-2
/
+10
2022-01-21
target/riscv: Split out the vill from vtype
LIU Zhiwei
5
-6
/
+19
2022-01-21
target/riscv: Split pm_enabled into mask and base
LIU Zhiwei
3
-23
/
+16
2022-01-21
target/riscv: Calculate address according to XLEN
LIU Zhiwei
5
-69
/
+21
2022-01-21
target/riscv: Alloc tcg global for cur_pm[mask|base]
LIU Zhiwei
1
-24
/
+8
2022-01-21
target/riscv: Create current pm fields in env
LIU Zhiwei
5
-0
/
+68
2022-01-21
target/riscv: Adjust csr write mask with XLEN
LIU Zhiwei
2
-5
/
+10
2022-01-21
target/riscv: Relax debug check for pm write
LIU Zhiwei
1
-0
/
+3
2022-01-21
target/riscv: Use gdb xml according to max mxlen
LIU Zhiwei
2
-24
/
+55
2022-01-21
target/riscv: Extend pc for runtime pc write
LIU Zhiwei
1
-3
/
+19
2022-01-21
target/riscv: Ignore the pc bits above XLEN
LIU Zhiwei
1
-1
/
+1
2022-01-21
target/riscv: Create xl field in env
LIU Zhiwei
5
-32
/
+46
2022-01-21
target/riscv: Sign extend pc for different XLEN
LIU Zhiwei
4
-9
/
+27
2022-01-21
target/riscv: Sign extend link reg for jal and jalr
LIU Zhiwei
2
-6
/
+2
[next]