index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.7
Harsh Prateek Bora
6
-187
/
+7
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.6
Harsh Prateek Bora
1
-18
/
+0
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.5
Harsh Prateek Bora
2
-25
/
+1
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.4
Harsh Prateek Bora
2
-35
/
+4
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.3
Harsh Prateek Bora
5
-67
/
+0
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.2
Harsh Prateek Bora
3
-23
/
+0
2024-11-04
ppc/spapr: remove deprecated machine pseries-2.1
Harsh Prateek Bora
3
-25
/
+0
2024-11-04
hw/ppc: fix decrementer with BookE timers
Clément Chigot
1
-1
/
+3
2024-11-04
tests/tcg: Replace -mpower8-vector with -mcpu=power8
Ilya Leoshkevich
1
-5
/
+5
2024-11-04
hw/ssi/pnv_spi: Fixes Coverity CID 1558831
Chalapathi V
1
-0
/
+1
2024-11-04
hw/ssi/pnv_spi: Return early in transfer()
Philippe Mathieu-Daudé
1
-3
/
+4
2024-11-04
hw/ssi/pnv_spi: Match _xfer_buffer_free() with _xfer_buffer_new()
Philippe Mathieu-Daudé
1
-2
/
+2
2024-11-04
MAINTAINERS: Cover PowerPC SPI model in PowerNV section
Philippe Mathieu-Daudé
1
-0
/
+2
2024-11-04
ppc/pnv: ADU fix possible buffer overrun with invalid size
Nicholas Piggin
1
-0
/
+12
2024-11-04
target/ppc: Fix VRMA to not check virtual page class key protection
Nicholas Piggin
1
-1
/
+8
2024-11-04
target/ppc: Fix HFSCR facility checks
Nicholas Piggin
1
-2
/
+2
2024-11-04
target/ppc: Fix doorbell delivery to threads in powersave
Nicholas Piggin
1
-4
/
+13
2024-11-04
target/ppc: PMIs are level triggered
Nicholas Piggin
1
-4
/
+0
2024-11-04
target/ppc: Fix mtDPDES targeting SMT siblings
Nicholas Piggin
1
-1
/
+1
2024-11-04
ppc/pnv: Fix LPC POWER8 register sanity check
Nicholas Piggin
1
-2
/
+2
2024-11-04
ppc/pnv: Fix LPC serirq routing calculation
Nicholas Piggin
2
-2
/
+9
2024-11-04
target/ppc: Make divd[u] handler method decodetree compatible
Ilya Leoshkevich
1
-1
/
+1
2024-11-04
target/ppc: Set ctx->opcode for decode_insn32()
Ilya Leoshkevich
1
-2
/
+1
2024-10-31
Merge tag 'pull-riscv-to-apply-20241031-1' of https://github.com/alistair23/q...
Peter Maydell
65
-139
/
+4790
2024-10-31
Merge tag 'pull-target-arm-20241029' of https://git.linaro.org/people/pmaydel...
Peter Maydell
28
-210
/
+425
2024-10-31
target/riscv: Fix vcompress with rvv_ta_all_1s
Anton Blanchard
1
-1
/
+1
2024-10-31
target/riscv/kvm: clarify how 'riscv-aia' default works
Daniel Henrique Barboza
1
-10
/
+4
2024-10-31
target/riscv/kvm: set 'aia_mode' to default in error path
Daniel Henrique Barboza
1
-7
/
+15
2024-10-31
docs/specs: add riscv-iommu
Daniel Henrique Barboza
3
-0
/
+104
2024-10-31
qtest/riscv-iommu-test: add init queues test
Daniel Henrique Barboza
2
-0
/
+155
2024-10-31
hw/riscv/riscv-iommu: add DBG support
Tomasz Jeznach
2
-0
/
+76
2024-10-31
hw/riscv/riscv-iommu: add ATS support
Tomasz Jeznach
4
-3
/
+171
2024-10-31
hw/riscv/riscv-iommu: add Address Translation Cache (IOATC)
Tomasz Jeznach
2
-4
/
+203
2024-10-31
test/qtest: add riscv-iommu-pci tests
Daniel Henrique Barboza
5
-0
/
+237
2024-10-31
hw/riscv/virt.c: support for RISC-V IOMMU PCIDevice hotplug
Tomasz Jeznach
1
-1
/
+32
2024-10-31
hw/riscv: add riscv-iommu-pci reference device
Tomasz Jeznach
2
-1
/
+203
2024-10-31
pci-ids.rst: add Red Hat pci-id for RISC-V IOMMU device
Daniel Henrique Barboza
2
-0
/
+3
2024-10-31
hw/riscv: add RISC-V IOMMU base emulation
Tomasz Jeznach
9
-0
/
+2222
2024-10-31
hw/riscv: add riscv-iommu-bits.h
Tomasz Jeznach
1
-0
/
+345
2024-10-31
exec/memtxattr: add process identifier to the transaction attributes
Tomasz Jeznach
1
-0
/
+5
2024-10-31
target/riscv: Expose zicfiss extension as a cpu property
Deepak Gupta
1
-0
/
+1
2024-10-31
disas/riscv: enable disassembly for compressed sspush/sspopchk
Deepak Gupta
2
-1
/
+19
2024-10-31
disas/riscv: enable disassembly for zicfiss instructions
Deepak Gupta
2
-1
/
+40
2024-10-30
target/riscv: compressed encodings for sspush and sspopchk
Deepak Gupta
1
-0
/
+4
2024-10-30
target/riscv: implement zicfiss instructions
Deepak Gupta
4
-2
/
+140
2024-10-30
target/riscv: update `decode_save_opc` to store extra word2
Deepak Gupta
11
-34
/
+35
2024-10-30
target/riscv: AMO operations always raise store/AMO fault
Deepak Gupta
4
-2
/
+30
2024-10-30
target/riscv: mmu changes for zicfiss shadow stack protection
Deepak Gupta
2
-14
/
+53
2024-10-30
target/riscv: tb flag for shadow stack instructions
Deepak Gupta
3
-0
/
+9
2024-10-30
target/riscv: introduce ssp and enabling controls for zicfiss
Deepak Gupta
6
-0
/
+111
[next]