aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-06-13disas/riscv.c: Support disas for Zcm* extensionsWeiwei Li1-1/+7
2023-06-13target/riscv: Pass RISCVCPUConfig as target_info to disassemble_infoWeiwei Li2-3/+8
2023-06-13target/riscv: Split RISCVCPUConfig declarations from cpu.h into cpu_cfg.hWeiwei Li2-113/+137
2023-06-13disas: Change type of disassemble_info.target_info to pointerWeiwei Li1-1/+1
2023-06-13target/riscv: smstateen knobsMayuresh Chitale1-1/+2
2023-06-13target/riscv: Reuse tb->flags.FSMayuresh Chitale2-3/+10
2023-06-13target/riscv: smstateen check for fcsrMayuresh Chitale1-0/+15
2023-06-13target/riscv: Update cur_pmmask/base when xl changesWeiwei Li1-1/+8
2023-06-13target/riscv: Fix pointer mask transformation for vector addressWeiwei Li1-1/+1
2023-06-13hw/riscv: qemu crash when NUMA nodes exceed available CPUsYin Wang1-0/+6
2023-06-13hw/riscv/opentitan: Correct OpenTitanState parent type/sizePhilippe Mathieu-Daudé2-2/+4
2023-06-13hw/riscv/opentitan: Explicit machine type definitionPhilippe Mathieu-Daudé2-4/+9
2023-06-13hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definitionPhilippe Mathieu-Daudé2-1/+3
2023-06-13hw/riscv/opentitan: Declare QOM types using DEFINE_TYPES() macroPhilippe Mathieu-Daudé1-12/+9
2023-06-13hw/riscv/opentitan: Rename machine_[class]_init() functionsPhilippe Mathieu-Daudé1-4/+4
2023-06-13target/riscv: Deny access if access is partially inside the PMP entryWeiwei Li1-2/+2
2023-06-13target/riscv: Separate pmp_update_rule() in pmpcfg_csr_writeWeiwei Li1-14/+2
2023-06-13target/riscv: Flush TLB only when pmpcfg/pmpaddr really changesWeiwei Li1-10/+18
2023-06-13target/riscv: Flush TLB when pmpaddr is updatedWeiwei Li1-0/+1
2023-06-13target/riscv: Update the next rule addr in pmpaddr_csr_write()Weiwei Li1-3/+7
2023-06-13target/riscv: Flush TLB when MMWP or MML bits are changedWeiwei Li1-0/+3
2023-06-13target/riscv: Remove unused paramters in pmp_hart_has_privs_default()Weiwei Li1-6/+3
2023-06-13target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabledWeiwei Li1-24/+26
2023-06-13target/riscv: Change the return type of pmp_hart_has_privs() to boolWeiwei Li3-27/+21
2023-06-13target/riscv: Make the short cut really work in pmp_hart_has_privsWeiwei Li1-0/+1
2023-06-13target/riscv: Move pmp_get_tlb_size apart from get_physical_address_pmpWeiwei Li1-10/+6
2023-06-13target/riscv: Update pmp_get_tlb_size()Weiwei Li3-22/+57
2023-06-13target/riscv: rework write_misa()Daniel Henrique Barboza3-29/+27
2023-06-13target/riscv/cpu.c: remove cfg setup from riscv_cpu_init()Daniel Henrique Barboza1-12/+47
2023-06-13target/riscv/cpu.c: validate extensions before riscv_timer_init()Daniel Henrique Barboza1-7/+4
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl()Daniel Henrique Barboza1-17/+33
2023-06-13target/riscv/cpu.c: add priv_spec validate/disable_exts helpersDaniel Henrique Barboza1-35/+56
2023-06-13target/riscv: Update check for Zca/Zcf/ZcdWeiwei Li4-15/+21
2023-06-13target/riscv: Mask the implicitly enabled extensions in isa_string based on p...Weiwei Li1-1/+2
2023-06-13target/riscv: add PRIV_VERSION_LATESTDaniel Henrique Barboza2-4/+6
2023-06-13target/riscv/cpu.c: remove set_priv_version()Daniel Henrique Barboza1-17/+12
2023-06-13target/riscv/cpu.c: remove set_vext_version()Daniel Henrique Barboza1-6/+1
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_v()Daniel Henrique Barboza1-41/+48
2023-06-13target/riscv: Move zc* out of the experimental propertiesWeiwei Li1-8/+8
2023-06-13target/riscv/vector_helper.c: skip set tail when vta is zeroDaniel Henrique Barboza1-3/+8
2023-06-10Merge tag 'pull-ppc-20230610' of https://gitlab.com/danielhb/qemu into stagingRichard Henderson19-196/+289
2023-06-10Merge tag 'trivial-patches-20230610' of https://gitlab.com/mjt0k/qemu into st...Richard Henderson16-30/+30
2023-06-10hw/ppc/Kconfig: MAC_NEWWORLD should always select USB_OHCI_PCIThomas Huth1-0/+1
2023-06-10target/ppc: Implement gathering irq statisticsBALATON Zoltan3-0/+20
2023-06-10tests/avocado/tuxrun_baselines: Fix ppc64 tests for binaries without slirpThomas Huth1-0/+1
2023-06-10hw/ppc/openpic: Do not open-code ROUND_UP() macroPhilippe Mathieu-Daudé1-1/+1
2023-06-10target/ppc: Decrementer fix BookE semanticsNicholas Piggin1-7/+2
2023-06-10target/ppc: Fix decrementer time underflow and infinite timer loopNicholas Piggin1-0/+2
2023-06-10target/ppc: Rework store conditional to avoid branchNicholas Piggin1-33/+30
2023-06-10target/ppc: Remove larx/stcx. memory barrier semanticsNicholas Piggin1-11/+0
generated by cgit v1.1 at 2025-01-11 22:24:07 +0000