aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-03-07target/arm: Implement FEAT_ECV CNTPOFF_EL2 handlingPeter Maydell4-2/+73
2024-03-07target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0Peter Maydell1-0/+43
2024-03-07target/arm: Implement new FEAT_ECV trap bitsPeter Maydell2-5/+51
2024-03-07target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be writtenPeter Maydell1-0/+18
2024-03-07target/arm: use FIELD macro for CNTHCTL bit definitionsPeter Maydell2-7/+29
2024-03-07target/arm: Timer _EL02 registers UNDEF for E2H == 0Peter Maydell1-1/+1
2024-03-07target/arm: Move some register related defines to internals.hPeter Maydell2-128/+128
2024-03-06Merge tag 'pull-maintainer-updates-060324-1' of https://gitlab.com/stsquad/qe...Peter Maydell57-338/+1257
2024-03-06target/riscv: honour show_opcodes when disassemblingAlex Bennée1-13/+15
2024-03-06target/loongarch: honour show_opcodes when disassemblingAlex Bennée1-4/+9
2024-03-06disas/hppa: honour show_opcodesAlex Bennée1-3/+5
2024-03-06disas: introduce show_opcodesAlex Bennée2-0/+9
2024-03-06plugins: cleanup codepath for previous inline operationPierrick Bouvier3-39/+8
2024-03-06plugins: remove non per_vcpu inline operation from APIPierrick Bouvier3-85/+5
2024-03-06contrib/plugins/howvec: migrate to new per_vcpu APIPierrick Bouvier1-15/+38
2024-03-06contrib/plugins/hotblocks: migrate to new per_vcpu APIPierrick Bouvier1-20/+30
2024-03-06tests/plugin/bb: migrate to new per_vcpu APIPierrick Bouvier1-37/+26
2024-03-06tests/plugin/insn: migrate to new per_vcpu APIPierrick Bouvier1-56/+50
2024-03-06tests/plugin/mem: migrate to new per_vcpu APIPierrick Bouvier2-16/+32
2024-03-06tests/plugin: add test plugin for inline operationsPierrick Bouvier2-1/+187
2024-03-06plugins: add inline operation per vcpuPierrick Bouvier7-2/+126
2024-03-06plugins: implement inline operation relative to cpu_indexPierrick Bouvier4-19/+67
2024-03-06plugins: define qemu_plugin_u64Pierrick Bouvier3-0/+90
2024-03-06plugins: scoreboard APIPierrick Bouvier6-0/+122
2024-03-06tests/tcg: Add two follow-fork-mode testsIlya Leoshkevich4-1/+128
2024-03-06gdbstub: Implement follow-fork-mode childIlya Leoshkevich1-2/+210
2024-03-06gdbstub: Introduce gdb_handle_detach_user()Ilya Leoshkevich3-0/+12
2024-03-06gdbstub: Introduce gdb_handle_set_thread_user()Ilya Leoshkevich3-2/+15
2024-03-06gdbstub: Introduce gdb_handle_query_supported_user()Ilya Leoshkevich3-3/+14
2024-03-06gdbstub: Call gdbserver_fork() both in parent and in childIlya Leoshkevich4-7/+8
2024-03-06{linux,bsd}-user: Pass pid to gdbserver_fork()Ilya Leoshkevich4-4/+4
2024-03-06{linux,bsd}-user: Pass pid to fork_end()Ilya Leoshkevich6-10/+14
2024-03-06gdbstub: Introduce gdbserver_fork_start()Ilya Leoshkevich4-0/+11
2024-03-06{linux,bsd}-user: Update ts_tid after fork()Ilya Leoshkevich2-0/+2
2024-03-06{linux,bsd}-user: Introduce get_task_state()Ilya Leoshkevich25-75/+85
2024-03-06gdbstub: Support disablement in a multi-threaded processIlya Leoshkevich1-4/+15
2024-03-06tests: bump QOS_PATH_MAX_ELEMENT_SIZE againAlex Bennée1-1/+1
2024-03-05Merge tag 'pull-target-arm-20240305' of https://git.linaro.org/people/pmaydel...Peter Maydell33-84/+3718
2024-03-05qemu-options.hx: Don't claim "-serial" has limit of 4 serial portsSteven Shen1-1/+1
2024-03-05atomic.h: Reword confusing comment for qatomic_cmpxchgPeter Maydell1-1/+1
2024-03-05target/arm: Do memory type alignment check when translation enabledRichard Henderson1-0/+39
2024-03-05target/arm: Do memory type alignment check when translation disabledRichard Henderson1-2/+32
2024-03-05accel/tcg: Add TLB_CHECK_ALIGNEDRichard Henderson2-4/+30
2024-03-05accel/tcg: Add tlb_fill_flags to CPUTLBEntryFullRichard Henderson4-7/+5
2024-03-05exec/memattrs: Remove target_tlb_bit*Richard Henderson1-10/+0
2024-03-05target/arm: Support 32-byte alignment in pow2_alignRichard Henderson1-7/+1
2024-03-05tests/qtest/stm32l4x5_rcc-test.c: Add tests for the STM32L4x5_RCCArnaud Minier2-1/+191
2024-03-05hw/arm/stm32l4x5_soc.c: Use the RCC SysclkArnaud Minier3-41/+5
2024-03-05hw/misc/stm32l4x5_rcc: Add write protections to CR registerArnaud Minier1-50/+114
2024-03-05hw/misc/stm32l4x5_rcc: Handle Register UpdatesArnaud Minier1-12/+512
generated by cgit v1.1 at 2025-01-10 02:46:24 +0000