aboutsummaryrefslogtreecommitdiff
path: root/thunk.c
diff options
context:
space:
mode:
authorAnthony Liguori <aliguori@amazon.com>2013-12-19 11:56:33 -0800
committerAnthony Liguori <aliguori@amazon.com>2013-12-19 11:56:33 -0800
commit3dc7e2a3fedafc2f951bd62300b342c84e3606f8 (patch)
tree21542d98c6aba2e48b12ee5db6fb0420a9f71ac8 /thunk.c
parentf46e720a82ccdf1a521cf459448f3f96ed895d43 (diff)
parent84291fe7a34f8c2d595bcdb77ff506d1d60fcd7c (diff)
downloadqemu-3dc7e2a3fedafc2f951bd62300b342c84e3606f8.zip
qemu-3dc7e2a3fedafc2f951bd62300b342c84e3606f8.tar.gz
qemu-3dc7e2a3fedafc2f951bd62300b342c84e3606f8.tar.bz2
Merge remote-tracking branch 'pmaydell/tags/pull-target-arm-20131217' into staging
target-arm queue: * AES instruction support for 32 bit ARM * pflash01: much better emulation of 2x16bit and similar configs where multiple flash devices are banked together * fixed CBAR handling on Zynq, Highbank * initial AArch64 KVM control support * first two chunks of patches for A64 instruction emulation * new board: canon-a1100 (Canon DIGIC SoC) * new board: cubieboard (Allwinner A10 SoC) # gpg: Signature made Tue 17 Dec 2013 12:18:39 PM PST using RSA key ID 14360CDE # gpg: Can't check signature: public key not found # By Alexander Graf (14) and others # Via Peter Maydell * pmaydell/tags/pull-target-arm-20131217: (62 commits) MAINTAINERS: add myself to maintain allwinner-a10 hw/arm: add cubieboard support hw/arm: add allwinner a10 SoC support hw/intc: add allwinner A10 interrupt controller hw/timer: add allwinner a10 timer vmstate: Add support for an array of ptimer_state * MAINTAINERS: Document 'Canon DIGIC' machine hw/arm/digic: add NOR ROM support hw/arm/digic: add UART support hw/arm/digic: add timer support hw/arm/digic: prepare DIGIC-based boards support hw/arm: add very initial support for Canon DIGIC SoC target-arm: A64: add support for logical (immediate) insns target-arm: A64: add support for 1-src CLS insn host-utils: add clrsb32/64 - count leading redundant sign bits target-arm: A64: add support for bitfield insns target-arm: A64: add support for 1-src REV insns target-arm: A64: add support for 1-src RBIT insn target-arm: A64: add support for 1-src data processing and CLZ target-arm: A64: add support for 2-src shift reg insns ... Message-id: 1387312160-12318-1-git-send-email-peter.maydell@linaro.org Signed-off-by: Anthony Liguori <aliguori@amazon.com>
Diffstat (limited to 'thunk.c')
0 files changed, 0 insertions, 0 deletions