aboutsummaryrefslogtreecommitdiff
path: root/tests/qapi-schema/nested-struct-data.err
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2022-04-08 15:15:27 +0100
committerPeter Maydell <peter.maydell@linaro.org>2022-04-22 14:44:52 +0100
commita686e85d2b4a3b95d97d01dfa3fd4607f1216cf0 (patch)
tree561e7e710e4be26e1734adf6c1de2683f3800add /tests/qapi-schema/nested-struct-data.err
parentf76ba95a03921b71c2a2f2069e1ddf890796f1e5 (diff)
downloadqemu-a686e85d2b4a3b95d97d01dfa3fd4607f1216cf0.zip
qemu-a686e85d2b4a3b95d97d01dfa3fd4607f1216cf0.tar.gz
qemu-a686e85d2b4a3b95d97d01dfa3fd4607f1216cf0.tar.bz2
hw/intc/arm_gicv3_its: Implement INV command properly
We were previously implementing INV (like INVALL) to just blow away cached highest-priority-pending-LPI information on all connected redistributors. For GICv4.0, this isn't going to be sufficient, because the LPI we are invalidating cached information for might be either physical or virtual, and the required action is different for those two cases. So we need to do the full process of looking up the ITE from the devid and eventid. This also means we can do the error checks that the spec lists for this command. Split out INV handling into a process_inv() function like our other command-processing functions. For the moment, stick to handling only physical LPIs; we will add the vLPI parts later. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20220408141550.1271295-19-peter.maydell@linaro.org
Diffstat (limited to 'tests/qapi-schema/nested-struct-data.err')
0 files changed, 0 insertions, 0 deletions