aboutsummaryrefslogtreecommitdiff
path: root/target/i386
diff options
context:
space:
mode:
authorMichael Clark <mjc@sifive.com>2018-03-16 12:12:00 -0700
committerMichael Clark <mjc@sifive.com>2018-05-06 10:39:38 +1200
commit67185dad16284467dba9b6159f9ec9ec53689582 (patch)
tree6ee92a75ea5a597a8a33ffb6dc883679a4a57cf6 /target/i386
parent33e3bc8d77b6ce95e622bdc0fce622d35b7ee56c (diff)
downloadqemu-67185dad16284467dba9b6159f9ec9ec53689582.zip
qemu-67185dad16284467dba9b6159f9ec9ec53689582.tar.gz
qemu-67185dad16284467dba9b6159f9ec9ec53689582.tar.bz2
RISC-V: Clear mtval/stval on exceptions without info
mtval/stval must be set on all exceptions but zero is a legal value if there is no exception specific info. Placing the instruction bytes for illegal instruction exceptions in mtval/stval is an optional feature and is currently not supported by QEMU RISC-V. Cc: Sagar Karandikar <sagark@eecs.berkeley.edu> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Cc: Palmer Dabbelt <palmer@sifive.com> Cc: Alistair Francis <Alistair.Francis@wdc.com> Signed-off-by: Michael Clark <mjc@sifive.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'target/i386')
0 files changed, 0 insertions, 0 deletions