aboutsummaryrefslogtreecommitdiff
path: root/target/arm/gdbstub.c
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2017-09-12 19:13:52 +0100
committerPeter Maydell <peter.maydell@linaro.org>2017-09-21 16:29:27 +0100
commit3b2e934463121f06d04e4d17658a9a7cdc3717b0 (patch)
tree41c8a79405ca0503de405a2bfc79625dd939e25d /target/arm/gdbstub.c
parent5255fcf8e47acd059e2f0d414841c40231c1bd22 (diff)
downloadqemu-3b2e934463121f06d04e4d17658a9a7cdc3717b0.zip
qemu-3b2e934463121f06d04e4d17658a9a7cdc3717b0.tar.gz
qemu-3b2e934463121f06d04e4d17658a9a7cdc3717b0.tar.bz2
nvic: Implement AIRCR changes for v8M
The Application Interrupt and Reset Control Register has some changes for v8M: * new bits SYSRESETREQS, BFHFNMINS and PRIS: these all have real state if the security extension is implemented and otherwise are constant * the PRIGROUP field is banked between security states * non-secure code can be blocked from using the SYSRESET bit to reset the system if SYSRESETREQS is set Implement the new state and the changes to register read and write. For the moment we ignore the effects of the secure PRIGROUP. We will implement the effects of PRIS and BFHFNMIS later. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 1505240046-11454-6-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'target/arm/gdbstub.c')
0 files changed, 0 insertions, 0 deletions