aboutsummaryrefslogtreecommitdiff
path: root/target/arm/cpu.c
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2025-01-24 16:27:25 +0000
committerPeter Maydell <peter.maydell@linaro.org>2025-01-28 18:40:19 +0000
commiteda8d53083956f31c2ffe4ae62bb5883eda84be5 (patch)
tree400bdf427cff7032217919ed1335220717e47802 /target/arm/cpu.c
parentf10dee833f5b810d7c5ac036e3b5937d388f7b3b (diff)
downloadqemu-eda8d53083956f31c2ffe4ae62bb5883eda84be5.zip
qemu-eda8d53083956f31c2ffe4ae62bb5883eda84be5.tar.gz
qemu-eda8d53083956f31c2ffe4ae62bb5883eda84be5.tar.bz2
target/arm: Use uint32_t in vfp_exceptbits_from_host()
In vfp_exceptbits_from_host(), we accumulate the FPSR flags in an "int", and our return type is also "int". However, the only callsite returns the same information as a uint32_t, and more generally we handle FPSR values in the code as uint32_t, not int. Bring this function in to line with that convention. There is no behaviour change because none of the FPSR bits we set in this function are bit 31. The input argument to the function remains 'int' because that is the return type of the softfloat get_float_exception_flags(). Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20250124162836.2332150-6-peter.maydell@linaro.org
Diffstat (limited to 'target/arm/cpu.c')
0 files changed, 0 insertions, 0 deletions