aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/cpu.h
diff options
context:
space:
mode:
authorAlexey Kardashevskiy <aik@ozlabs.ru>2014-06-04 22:50:44 +1000
committerAlexander Graf <agraf@suse.de>2014-06-16 13:24:43 +0200
commitba881002194f61598aa8bd33c98a471210e904ef (patch)
tree0cba82a7b85989ea9f3ce7d91ce6a1c095e9c902 /target-ppc/cpu.h
parentc36c97f8804bbc2cd731f37a159ecdf618600871 (diff)
downloadqemu-ba881002194f61598aa8bd33c98a471210e904ef.zip
qemu-ba881002194f61598aa8bd33c98a471210e904ef.tar.gz
qemu-ba881002194f61598aa8bd33c98a471210e904ef.tar.bz2
target-ppc: Add HID4 SPR for PPC970
Previously LPCR was registered for the 970 class which was wrong as it does not have LPCR. Instead, HID4 is used which this patch registers. Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru> Reviewed-by: Tom Musta <tommusta@gmail.com> Signed-off-by: Alexander Graf <agraf@suse.de>
Diffstat (limited to 'target-ppc/cpu.h')
-rw-r--r--target-ppc/cpu.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/target-ppc/cpu.h b/target-ppc/cpu.h
index 92e26c8..6a53d70 100644
--- a/target-ppc/cpu.h
+++ b/target-ppc/cpu.h
@@ -1679,6 +1679,7 @@ static inline int cpu_mmu_index (CPUPPCState *env)
#define SPR_750_TDCL (0x3F4)
#define SPR_40x_IAC1 (0x3F4)
#define SPR_MMUCSR0 (0x3F4)
+#define SPR_970_HID4 (0x3F4)
#define SPR_DABR (0x3F5)
#define DABR_MASK (~(target_ulong)0x7)
#define SPR_Exxx_BUCSR (0x3F5)