diff options
author | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-07-21 07:46:03 +0000 |
---|---|---|
committer | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-07-21 07:46:03 +0000 |
commit | 3d5be8709be245c7631a65753666aaea3cae2342 (patch) | |
tree | cfce673b200e3dabdf3961a158df22b60ffe99ce /target-mips | |
parent | 50366fe93abf603989e41339701d05fe0786c0e7 (diff) | |
download | qemu-3d5be8709be245c7631a65753666aaea3cae2342.zip qemu-3d5be8709be245c7631a65753666aaea3cae2342.tar.gz qemu-3d5be8709be245c7631a65753666aaea3cae2342.tar.bz2 |
Fix logging output for MIPS HI, LO registers, by Stefan Weil.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4916 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-mips')
-rw-r--r-- | target-mips/translate.c | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/target-mips/translate.c b/target-mips/translate.c index 3b84822..bce010c 100644 --- a/target-mips/translate.c +++ b/target-mips/translate.c @@ -8694,7 +8694,8 @@ void cpu_dump_state (CPUState *env, FILE *f, int i; cpu_fprintf(f, "pc=0x" TARGET_FMT_lx " HI=0x" TARGET_FMT_lx " LO=0x" TARGET_FMT_lx " ds %04x " TARGET_FMT_lx " %d\n", - env->active_tc.PC, env->active_tc.HI, env->active_tc.LO, env->hflags, env->btarget, env->bcond); + env->active_tc.PC, env->active_tc.HI[0], env->active_tc.LO[0], + env->hflags, env->btarget, env->bcond); for (i = 0; i < 32; i++) { if ((i & 3) == 0) cpu_fprintf(f, "GPR%02d:", i); |