diff options
| author | Peter Maydell <peter.maydell@linaro.org> | 2012-06-20 11:57:14 +0000 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2012-06-20 12:05:56 +0000 |
| commit | ecce5c3c90653b82c2910da53210ba4ce589da89 (patch) | |
| tree | 697f31a16fd736bc421628a5f93f77627240f544 /target-arm/cpu.c | |
| parent | 18032bec5cd4fa3e45987e021b2f89fbff12ba5f (diff) | |
| download | qemu-ecce5c3c90653b82c2910da53210ba4ce589da89.zip qemu-ecce5c3c90653b82c2910da53210ba4ce589da89.tar.gz qemu-ecce5c3c90653b82c2910da53210ba4ce589da89.tar.bz2 | |
target-arm: Convert cp15 crn=2 registers
Convert the cp15 crn=2 registers (MMU page table control,
MPU cache control) to the new scheme.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target-arm/cpu.c')
| -rw-r--r-- | target-arm/cpu.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/target-arm/cpu.c b/target-arm/cpu.c index 0098787..8fcb730 100644 --- a/target-arm/cpu.c +++ b/target-arm/cpu.c @@ -131,7 +131,6 @@ static void arm_cpu_reset(CPUState *s) } } env->vfp.xregs[ARM_VFP_FPEXC] = 0; - env->cp15.c2_base_mask = 0xffffc000u; #endif set_flush_to_zero(1, &env->vfp.standard_fp_status); set_flush_inputs_to_zero(1, &env->vfp.standard_fp_status); |