diff options
| author | James Hogan <james.hogan@imgtec.com> | 2017-07-31 14:09:13 +0100 |
|---|---|---|
| committer | Yongbok Kim <yongbok.kim@imgtec.com> | 2017-08-02 22:18:06 +0100 |
| commit | d3d93c6c1eb0d94d2f203ac272629e6ebfc468a7 (patch) | |
| tree | 83d3af6e6b6e4805be622337ebf354b3681b95a5 /include | |
| parent | 6743334568933199927af4992a04bfb3c30610f5 (diff) | |
| download | qemu-d3d93c6c1eb0d94d2f203ac272629e6ebfc468a7.zip qemu-d3d93c6c1eb0d94d2f203ac272629e6ebfc468a7.tar.gz qemu-d3d93c6c1eb0d94d2f203ac272629e6ebfc468a7.tar.bz2 | |
mips: Add KVM T&E segment support for TCG
MIPS KVM trap & emulate guest kernels have a different segment layout
compared with traditional MIPS kernels, to allow both the user and
kernel code to run from the user address segment without repeatedly
trapping to KVM.
QEMU currently supports this layout only for KVM, but its sometimes
useful to be able to run these kernels in QEMU on a PC, so enable it for
TCG too.
This also paves the way for MIPS KVM VZ support (which uses the normal
virtual memory layout) by abstracting whether user mode kernel segments
are in use.
Suggested-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Yongbok Kim <yongbok.kim@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: kvm@vger.kernel.org
Reviewed-by: Richard Henderson <rth@twiddle.net>
[Yongbok Kim:
minor change]
Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
Diffstat (limited to 'include')
| -rw-r--r-- | include/hw/mips/cpudevs.h | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/include/hw/mips/cpudevs.h b/include/hw/mips/cpudevs.h index 698339b..291f592 100644 --- a/include/hw/mips/cpudevs.h +++ b/include/hw/mips/cpudevs.h @@ -5,11 +5,12 @@ /* Definitions for MIPS CPU internal devices. */ -/* mips_addr.c */ +/* addr.c */ uint64_t cpu_mips_kseg0_to_phys(void *opaque, uint64_t addr); uint64_t cpu_mips_phys_to_kseg0(void *opaque, uint64_t addr); uint64_t cpu_mips_kvm_um_phys_to_kseg0(void *opaque, uint64_t addr); - +bool mips_um_ksegs_enabled(void); +void mips_um_ksegs_enable(void); /* mips_int.c */ void cpu_mips_irq_init_cpu(MIPSCPU *cpu); |