diff options
author | Michael Clark <mjc@sifive.com> | 2018-03-03 01:31:09 +1300 |
---|---|---|
committer | Michael Clark <mjc@sifive.com> | 2018-03-07 08:30:28 +1300 |
commit | f71a8eaffba3271cf7cdad95572f6996f7523a5b (patch) | |
tree | ff1c89e03772ce3a06fe9f4391245bfc66c9aef0 /include/elf.h | |
parent | 4dc62b15323bb6338c4b426f76e92be55f87db8c (diff) | |
download | qemu-f71a8eaffba3271cf7cdad95572f6996f7523a5b.zip qemu-f71a8eaffba3271cf7cdad95572f6996f7523a5b.tar.gz qemu-f71a8eaffba3271cf7cdad95572f6996f7523a5b.tar.bz2 |
RISC-V ELF Machine Definition
Define RISC-V ELF machine EM_RISCV 243
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
Signed-off-by: Sagar Karandikar <sagark@eecs.berkeley.edu>
Signed-off-by: Michael Clark <mjc@sifive.com>
Diffstat (limited to 'include/elf.h')
-rw-r--r-- | include/elf.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/include/elf.h b/include/elf.h index 943ee21..c0dc9bb 100644 --- a/include/elf.h +++ b/include/elf.h @@ -119,6 +119,8 @@ typedef int64_t Elf64_Sxword; #define EM_UNICORE32 110 /* UniCore32 */ +#define EM_RISCV 243 /* RISC-V */ + /* * This is an interim value that we will use until the committee comes * up with a final number. |