aboutsummaryrefslogtreecommitdiff
path: root/hw/tpm
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2023-10-16 17:20:12 -0500
committerDaniel Henrique Barboza <danielhb413@gmail.com>2023-11-07 15:49:41 -0300
commit263b81ee15af05cbb2ad284aadabb0981a19c941 (patch)
treec0823f27ddc54b0d154eec7ebfba9945413cf2c8 /hw/tpm
parentf46f8e0f37e0ecf68c7ef516bcd74640223a192e (diff)
downloadqemu-263b81ee15af05cbb2ad284aadabb0981a19c941.zip
qemu-263b81ee15af05cbb2ad284aadabb0981a19c941.tar.gz
qemu-263b81ee15af05cbb2ad284aadabb0981a19c941.tar.bz2
ppc/pnv: Add an I2C controller model
The more recent IBM power processors have an embedded I2C controller that is accessible by software via the XSCOM address space. Each instance of the I2C controller is capable of controlling multiple I2C buses (one at a time). Prior to beginning a transaction on an I2C bus, the bus must be selected by writing the port number associated with the bus into the PORT_NUM field of the MODE register. Once an I2C bus is selected, the status of the bus can be determined by reading the Status and Extended Status registers. I2C bus transactions can be started by writing a command to the Command register and reading/writing data from/to the FIFO register. Not supported : . 10 bit I2C addresses . Multimaster . Slave Signed-off-by: Cédric Le Goater <clg@kaod.org> [milesg: Split wiring to powernv9 into its own commit] [milesg: Added more detail to commit message] [milesg: Added SPDX Licensed Identifier to new files] [milesg: updated copyright dates] [milesg: Added use of g_autofree] [milesg: Added NULL check after pnv_i2c_get_bus] Signed-off-by: Glenn Miles <milesg@linux.vnet.ibm.com> Acked-by: Daniel Henrique Barboza <danielhb413@gmail.com> Message-ID: <20231016222013.3739530-2-milesg@linux.vnet.ibm.com> Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Diffstat (limited to 'hw/tpm')
0 files changed, 0 insertions, 0 deletions