aboutsummaryrefslogtreecommitdiff
path: root/hw/sparc
diff options
context:
space:
mode:
authorLuc Michel <luc.michel@greensocs.com>2018-08-14 17:17:20 +0100
committerPeter Maydell <peter.maydell@linaro.org>2018-08-14 17:17:20 +0100
commit527d296f5d236cd68de496d0cf1260fe3fe98ab5 (patch)
tree5dafff4540b6c3f7253dd757307be0bc95b2743e /hw/sparc
parent2c679ac734892e2a61ba3d1a7d5146f638882532 (diff)
downloadqemu-527d296f5d236cd68de496d0cf1260fe3fe98ab5.zip
qemu-527d296f5d236cd68de496d0cf1260fe3fe98ab5.tar.gz
qemu-527d296f5d236cd68de496d0cf1260fe3fe98ab5.tar.bz2
intc/arm_gic: Implement the virtual interface registers
Implement the read and write functions for the virtual interface of the virtualization extensions in the GICv2. One mirror region per CPU is also created, which maps to that specific CPU id. This is required by the GIC architecture specification. Signed-off-by: Luc Michel <luc.michel@greensocs.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 20180727095421.386-16-luc.michel@greensocs.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/sparc')
0 files changed, 0 insertions, 0 deletions