aboutsummaryrefslogtreecommitdiff
path: root/hw/remote/mpqemu-link.c
diff options
context:
space:
mode:
authorSai Pavan Boddu <sai.pavan.boddu@amd.com>2024-11-25 19:17:39 +0530
committerAlistair Francis <alistair.francis@wdc.com>2024-12-20 11:22:47 +1000
commit77aad42ee222ebf695295e56a88fc812255b4a8b (patch)
tree7955262497e0d6435ebef6c0ce05a72d94b3396d /hw/remote/mpqemu-link.c
parentfc560153b4da0562959de4d566a1f99d20c50055 (diff)
downloadqemu-77aad42ee222ebf695295e56a88fc812255b4a8b.zip
qemu-77aad42ee222ebf695295e56a88fc812255b4a8b.tar.gz
qemu-77aad42ee222ebf695295e56a88fc812255b4a8b.tar.bz2
hw/riscv: Add Microblaze V generic board
Add a basic board with interrupt controller (intc), timer, serial (uartlite), small memory called LMB@0 (128kB) and DDR@0x80000000 (configured via command line eg. -m 2g). This is basic configuration which matches HW generated out of AMD Vivado (design tools). But initial configuration is going beyond what it is configured by default because validation should be done on other configurations too. That's why wire also additional uart16500, axi ethernet(with axi dma). GPIOs, i2c and qspi is also listed for completeness. IRQ map is: (addr) 0 - timer (0x41c00000) 1 - uartlite (0x40600000) 2 - i2c (0x40800000) 3 - qspi (0x44a00000) 4 - uart16550 (0x44a10000) 5 - emaclite (0x40e00000) 6 - timer2 (0x41c10000) 7 - axi emac (0x40c00000) 8 - axi dma (0x41e00000) 9 - axi dma 10 - gpio (0x40000000) 11 - gpio2 (0x40010000) 12 - gpio3 (0x40020000) Signed-off-by: Sai Pavan Boddu <sai.pavan.boddu@amd.com> Signed-off-by: Michal Simek <michal.simek@amd.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20241125134739.18189-1-sai.pavan.boddu@amd.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/remote/mpqemu-link.c')
0 files changed, 0 insertions, 0 deletions