diff options
| author | Eddie James <eajames@linux.ibm.com> | 2019-07-01 17:26:18 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2019-07-01 17:29:00 +0100 |
| commit | 118c82e7ff4bd3aeaeca31caa64fb95351531ac4 (patch) | |
| tree | fad596846a6f2c3aee751ba7380e92a87f1c30fc /hw/misc/trace-events | |
| parent | aae7a18d475608b46a923899a6f3989f087e92fe (diff) | |
| download | qemu-118c82e7ff4bd3aeaeca31caa64fb95351531ac4.zip qemu-118c82e7ff4bd3aeaeca31caa64fb95351531ac4.tar.gz qemu-118c82e7ff4bd3aeaeca31caa64fb95351531ac4.tar.bz2 | |
hw/misc/aspeed_xdma: New device
The XDMA engine embedded in the Aspeed SOCs performs PCI DMA operations
between the SOC (acting as a BMC) and a host processor in a server.
The XDMA engine exists on the AST2400, AST2500, and AST2600 SOCs, so
enable it for all of those. Add trace events on the important register
writes in the XDMA engine.
Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Message-id: 20190618165311.27066-21-clg@kaod.org
[clg: - changed title ]
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/misc/trace-events')
| -rw-r--r-- | hw/misc/trace-events | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/hw/misc/trace-events b/hw/misc/trace-events index 47e1bcc..c1ea1aa 100644 --- a/hw/misc/trace-events +++ b/hw/misc/trace-events @@ -140,3 +140,6 @@ armsse_cpuid_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_I # armsse-mhu.c armsse_mhu_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" + +# aspeed_xdma.c +aspeed_xdma_write(uint64_t offset, uint64_t data) "XDMA write: offset 0x%" PRIx64 " data 0x%" PRIx64 |